iris/ircolib
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Squashed 'external/capstone/' content from commit e46f64fa

Browse Source 
git-subtree-dir: external/capstone
git-subtree-split: e46f64fadb351e9ecd05264fab26f2772feb0994
This commit is contained in:
iris
2026-05-11 11:55:07 +02:00
commit 802798ce3c
3968 changed files with 2967598 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files
tests/MC/AArch64/SVE/fcvtzu.s.yaml
+220
View File
@@ -0,0 +1,220 @@
test_cases:
-
input:
bytes: [ 0x00, 0xa0, 0x5b, 0x65 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_ONLY_OFFSET_BRANCH", "aarch64", "sve" ]
expected:
insns:
-
asm_text: "fcvtzu z0.h, p0/m, z0.h"
-
input:
bytes: [ 0x00, 0xa0, 0x5d, 0x65 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_ONLY_OFFSET_BRANCH", "aarch64", "sve" ]
expected:
insns:
-
asm_text: "fcvtzu z0.s, p0/m, z0.h"
-
input:
bytes: [ 0x00, 0xa0, 0x9d, 0x65 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_ONLY_OFFSET_BRANCH", "aarch64", "sve" ]
expected:
insns:
-
asm_text: "fcvtzu z0.s, p0/m, z0.s"
-
input:
bytes: [ 0x00, 0xa0, 0xd9, 0x65 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_ONLY_OFFSET_BRANCH", "aarch64", "sve" ]
expected:
insns:
-
asm_text: "fcvtzu z0.s, p0/m, z0.d"
-
input:
bytes: [ 0x00, 0xa0, 0x5f, 0x65 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_ONLY_OFFSET_BRANCH", "aarch64", "sve" ]
expected:
insns:
-
asm_text: "fcvtzu z0.d, p0/m, z0.h"
-
input:
bytes: [ 0x00, 0xa0, 0xdd, 0x65 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_ONLY_OFFSET_BRANCH", "aarch64", "sve" ]
expected:
insns:
-
asm_text: "fcvtzu z0.d, p0/m, z0.s"
-
input:
bytes: [ 0x00, 0xa0, 0xdf, 0x65 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_ONLY_OFFSET_BRANCH", "aarch64", "sve" ]
expected:
insns:
-
asm_text: "fcvtzu z0.d, p0/m, z0.d"
-
input:
bytes: [ 0xe5, 0x20, 0xd0, 0x04 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_ONLY_OFFSET_BRANCH", "aarch64", "sve" ]
expected:
insns:
-
asm_text: "movprfx z5.d, p0/z, z7.d"
-
input:
bytes: [ 0x05, 0xa0, 0xdf, 0x65 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_ONLY_OFFSET_BRANCH", "aarch64", "sve" ]
expected:
insns:
-
asm_text: "fcvtzu z5.d, p0/m, z0.d"
-
input:
bytes: [ 0xe5, 0xbc, 0x20, 0x04 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_ONLY_OFFSET_BRANCH", "aarch64", "sve" ]
expected:
insns:
-
asm_text: "movprfx z5, z7"
-
input:
bytes: [ 0x05, 0xa0, 0xdf, 0x65 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_ONLY_OFFSET_BRANCH", "aarch64", "sve" ]
expected:
insns:
-
asm_text: "fcvtzu z5.d, p0/m, z0.d"
-
input:
bytes: [ 0x00, 0xa0, 0x5b, 0x65 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_ONLY_OFFSET_BRANCH", "aarch64", "sme" ]
expected:
insns:
-
asm_text: "fcvtzu z0.h, p0/m, z0.h"
-
input:
bytes: [ 0x00, 0xa0, 0x5d, 0x65 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_ONLY_OFFSET_BRANCH", "aarch64", "sme" ]
expected:
insns:
-
asm_text: "fcvtzu z0.s, p0/m, z0.h"
-
input:
bytes: [ 0x00, 0xa0, 0x9d, 0x65 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_ONLY_OFFSET_BRANCH", "aarch64", "sme" ]
expected:
insns:
-
asm_text: "fcvtzu z0.s, p0/m, z0.s"
-
input:
bytes: [ 0x00, 0xa0, 0xd9, 0x65 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_ONLY_OFFSET_BRANCH", "aarch64", "sme" ]
expected:
insns:
-
asm_text: "fcvtzu z0.s, p0/m, z0.d"
-
input:
bytes: [ 0x00, 0xa0, 0x5f, 0x65 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_ONLY_OFFSET_BRANCH", "aarch64", "sme" ]
expected:
insns:
-
asm_text: "fcvtzu z0.d, p0/m, z0.h"
-
input:
bytes: [ 0x00, 0xa0, 0xdd, 0x65 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_ONLY_OFFSET_BRANCH", "aarch64", "sme" ]
expected:
insns:
-
asm_text: "fcvtzu z0.d, p0/m, z0.s"
-
input:
bytes: [ 0x00, 0xa0, 0xdf, 0x65 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_ONLY_OFFSET_BRANCH", "aarch64", "sme" ]
expected:
insns:
-
asm_text: "fcvtzu z0.d, p0/m, z0.d"
-
input:
bytes: [ 0xe5, 0x20, 0xd0, 0x04 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_ONLY_OFFSET_BRANCH", "aarch64", "sme" ]
expected:
insns:
-
asm_text: "movprfx z5.d, p0/z, z7.d"
-
input:
bytes: [ 0x05, 0xa0, 0xdf, 0x65 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_ONLY_OFFSET_BRANCH", "aarch64", "sme" ]
expected:
insns:
-
asm_text: "fcvtzu z5.d, p0/m, z0.d"
-
input:
bytes: [ 0xe5, 0xbc, 0x20, 0x04 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_ONLY_OFFSET_BRANCH", "aarch64", "sme" ]
expected:
insns:
-
asm_text: "movprfx z5, z7"
-
input:
bytes: [ 0x05, 0xa0, 0xdf, 0x65 ]
arch: "CS_ARCH_AARCH64"
options: [ "CS_OPT_ONLY_OFFSET_BRANCH", "aarch64", "sme" ]
expected:
insns:
-
asm_text: "fcvtzu z5.d, p0/m, z0.d"