Files
ircolib/arch/RISCV/RISCVGenCSOpGroup.inc
T
iris 802798ce3c Squashed 'external/capstone/' content from commit e46f64fa
git-subtree-dir: external/capstone
git-subtree-split: e46f64fadb351e9ecd05264fab26f2772feb0994
2026-05-11 11:55:07 +02:00

27 lines
848 B
C

/* Capstone Disassembly Engine, https://www.capstone-engine.org */
/* By Nguyen Anh Quynh <aquynh@gmail.com>, 2013-2022, */
/* Rot127 <unisono@quyllur.org> 2022-2024 */
/* Automatically generated file by Capstone's LLVM TableGen Disassembler Backend. */
/* LLVM-commit: <commit> */
/* LLVM-tag: <tag> */
/* Do not edit. */
/* Capstone's LLVM TableGen Backends: */
/* https://github.com/capstone-engine/llvm-capstone */
RISCV_OP_GROUP_Operand = 0,
RISCV_OP_GROUP_BranchOperand = 1,
RISCV_OP_GROUP_VMaskReg = 2,
RISCV_OP_GROUP_VTypeI = 3,
RISCV_OP_GROUP_ZeroOffsetMemOp = 4,
RISCV_OP_GROUP_Rlist = 5,
RISCV_OP_GROUP_Spimm = 6,
RISCV_OP_GROUP_CSRSystemRegister = 7,
RISCV_OP_GROUP_RegReg = 8,
RISCV_OP_GROUP_FRMArg = 9,
RISCV_OP_GROUP_FRMArgLegacy = 10,
RISCV_OP_GROUP_FenceArg = 11,
RISCV_OP_GROUP_FPImmOperand = 12,