weeemu/weee
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Merge commit '802798ce3c8baa4697120580f87bc1ee377306d3' as 'external/capstone'

Browse Source
This commit is contained in:
iris
2026-05-11 11:55:07 +02:00
parent ef8e742694 802798ce3c
commit c0de07465b
3968 changed files with 2967598 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files
external/capstone/tests/MC/RISCV/div_riscv64_riscv_v.txt.yaml
Vendored
+160
View File
@@ -0,0 +1,160 @@
test_cases:
-
input:
bytes: [ 0x57, 0x24, 0x4a, 0x80 ]
arch: "CS_ARCH_RISCV"
options: [ "CS_MODE_RISCV64", "CS_MODE_RISCV_V" ]
expected:
insns:
-
asm_text: "vdivu.vv v8, v4, v20, v0.t"
-
input:
bytes: [ 0x57, 0x24, 0x4a, 0x82 ]
arch: "CS_ARCH_RISCV"
options: [ "CS_MODE_RISCV64", "CS_MODE_RISCV_V" ]
expected:
insns:
-
asm_text: "vdivu.vv v8, v4, v20"
-
input:
bytes: [ 0x57, 0x64, 0x45, 0x80 ]
arch: "CS_ARCH_RISCV"
options: [ "CS_MODE_RISCV64", "CS_MODE_RISCV_V" ]
expected:
insns:
-
asm_text: "vdivu.vx v8, v4, a0, v0.t"
-
input:
bytes: [ 0x57, 0x64, 0x45, 0x82 ]
arch: "CS_ARCH_RISCV"
options: [ "CS_MODE_RISCV64", "CS_MODE_RISCV_V" ]
expected:
insns:
-
asm_text: "vdivu.vx v8, v4, a0"
-
input:
bytes: [ 0x57, 0x24, 0x4a, 0x84 ]
arch: "CS_ARCH_RISCV"
options: [ "CS_MODE_RISCV64", "CS_MODE_RISCV_V" ]
expected:
insns:
-
asm_text: "vdiv.vv v8, v4, v20, v0.t"
-
input:
bytes: [ 0x57, 0x24, 0x4a, 0x86 ]
arch: "CS_ARCH_RISCV"
options: [ "CS_MODE_RISCV64", "CS_MODE_RISCV_V" ]
expected:
insns:
-
asm_text: "vdiv.vv v8, v4, v20"
-
input:
bytes: [ 0x57, 0x64, 0x45, 0x84 ]
arch: "CS_ARCH_RISCV"
options: [ "CS_MODE_RISCV64", "CS_MODE_RISCV_V" ]
expected:
insns:
-
asm_text: "vdiv.vx v8, v4, a0, v0.t"
-
input:
bytes: [ 0x57, 0x64, 0x45, 0x86 ]
arch: "CS_ARCH_RISCV"
options: [ "CS_MODE_RISCV64", "CS_MODE_RISCV_V" ]
expected:
insns:
-
asm_text: "vdiv.vx v8, v4, a0"
-
input:
bytes: [ 0x57, 0x24, 0x4a, 0x88 ]
arch: "CS_ARCH_RISCV"
options: [ "CS_MODE_RISCV64", "CS_MODE_RISCV_V" ]
expected:
insns:
-
asm_text: "vremu.vv v8, v4, v20, v0.t"
-
input:
bytes: [ 0x57, 0x24, 0x4a, 0x8a ]
arch: "CS_ARCH_RISCV"
options: [ "CS_MODE_RISCV64", "CS_MODE_RISCV_V" ]
expected:
insns:
-
asm_text: "vremu.vv v8, v4, v20"
-
input:
bytes: [ 0x57, 0x64, 0x45, 0x88 ]
arch: "CS_ARCH_RISCV"
options: [ "CS_MODE_RISCV64", "CS_MODE_RISCV_V" ]
expected:
insns:
-
asm_text: "vremu.vx v8, v4, a0, v0.t"
-
input:
bytes: [ 0x57, 0x64, 0x45, 0x8a ]
arch: "CS_ARCH_RISCV"
options: [ "CS_MODE_RISCV64", "CS_MODE_RISCV_V" ]
expected:
insns:
-
asm_text: "vremu.vx v8, v4, a0"
-
input:
bytes: [ 0x57, 0x24, 0x4a, 0x8c ]
arch: "CS_ARCH_RISCV"
options: [ "CS_MODE_RISCV64", "CS_MODE_RISCV_V" ]
expected:
insns:
-
asm_text: "vrem.vv v8, v4, v20, v0.t"
-
input:
bytes: [ 0x57, 0x24, 0x4a, 0x8e ]
arch: "CS_ARCH_RISCV"
options: [ "CS_MODE_RISCV64", "CS_MODE_RISCV_V" ]
expected:
insns:
-
asm_text: "vrem.vv v8, v4, v20"
-
input:
bytes: [ 0x57, 0x64, 0x45, 0x8c ]
arch: "CS_ARCH_RISCV"
options: [ "CS_MODE_RISCV64", "CS_MODE_RISCV_V" ]
expected:
insns:
-
asm_text: "vrem.vx v8, v4, a0, v0.t"
-
input:
bytes: [ 0x57, 0x64, 0x45, 0x8e ]
arch: "CS_ARCH_RISCV"
options: [ "CS_MODE_RISCV64", "CS_MODE_RISCV_V" ]
expected:
insns:
-
asm_text: "vrem.vx v8, v4, a0"