iris/kaizen
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Merge commit '3621a6c08002c6b3e5b6f91bb0e20d8372613160' into dev

Browse Source
This commit is contained in:
Simone
2025-01-07 15:08:55 +00:00
parent 07758051c6 3621a6c080
commit 20b08aeefb
1521 changed files with 323443 additions and 365407 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
external/capstone/arch/XCore/XCoreGenAsmWriter.inc vendored
View File

@@ -418,7 +418,7 @@ static void printInstruction(MCInst *MI, SStream *O, MCRegisterInfo *MRI)
// Emit the opcode for the instruction.
uint32_t Bits = OpInfo[MCInst_getOpcode(MI)];
// assert(Bits != 0 && "Cannot print this instruction.");
CS_ASSERT_RET(Bits != 0 && "Cannot print this instruction.");
#ifndef CAPSTONE_DIET
SStream_concat0(O, AsmStrs+(Bits & 2047)-1);
#endif
@@ -734,7 +734,7 @@ static void printInstruction(MCInst *MI, SStream *O, MCRegisterInfo *MRI)
/// for the specified register.
static const char *getRegisterName(unsigned RegNo)
{
// assert(RegNo && RegNo < 17 && "Invalid register number!");
CS_ASSERT_RET_VAL(RegNo && RegNo < 17 && "Invalid register number!", NULL);
#ifndef CAPSTONE_DIET
static const char AsmStrs[] = {