iris/kaizen
1
0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity

Memory: finally use macros for switches

Browse Source
This commit is contained in:
SimoneN64
2023-06-09 11:22:03 +02:00
parent 2fa27ac73f
commit 446be92d49
3 changed files with 109 additions and 114 deletions
Download Patch File Download Diff File Expand all files Collapse all files

9
src/backend/MemoryRegions.hpp
View File

@@ -24,6 +24,8 @@
#define DMEM_REGION_END (DMEM_REGION_START + DMEM_DSIZE) #define DMEM_REGION_END (DMEM_REGION_START + DMEM_DSIZE)
#define IMEM_REGION_START 0x4001000 #define IMEM_REGION_START 0x4001000
#define IMEM_REGION_END (IMEM_REGION_START + IMEM_DSIZE) #define IMEM_REGION_END (IMEM_REGION_START + IMEM_DSIZE)
#define PIF_ROM_REGION_START 0x1FC00000
#define PIF_ROM_REGION_END 0x1FC007BF
#define PIF_RAM_REGION_START 0x1FC007C0 #define PIF_RAM_REGION_START 0x1FC007C0
#define PIF_RAM_REGION_END 0x1FC007FF #define PIF_RAM_REGION_END 0x1FC007FF
#define CART_REGION_START_1_1 0x06000000 #define CART_REGION_START_1_1 0x06000000
@@ -38,9 +40,12 @@
#define RDRAM_REGION RDRAM_REGION_START ... RDRAM_REGION_END #define RDRAM_REGION RDRAM_REGION_START ... RDRAM_REGION_END
#define DMEM_REGION DMEM_REGION_START ... DMEM_REGION_END #define DMEM_REGION DMEM_REGION_START ... DMEM_REGION_END
#define IMEM_REGION IMEM_REGION_START ... IMEM_REGION_END #define IMEM_REGION IMEM_REGION_START ... IMEM_REGION_END
#define MMIO_REGION 0x04040000 ... 0x048FFFFF #define MMIO_REGION 0x04040000 ... 0x041FFFFF: case 0x04300000 ... 0x048FFFFF
#define SP_REGION 0x04040000 ... 0x040FFFFF #define SP_REGION 0x04040000 ... 0x040FFFFF
#define DP_CMD_REGION 0x04100000 ... 0x041FFFFF #define DP_CMD_REGION 0x04100000 ... 0x041FFFFF
#define RSP_REGION 0x04040000 ... 0x040FFFFF
#define RDP_REGION 0x04100000 ... 0x041FFFFF
#define MI_REGION 0x04300000 ... 0x043FFFFF
#define MI_REGION 0x04300000 ... 0x043FFFFF #define MI_REGION 0x04300000 ... 0x043FFFFF
#define VI_REGION 0x04400000 ... 0x044FFFFF #define VI_REGION 0x04400000 ... 0x044FFFFF
#define AI_REGION 0x04500000 ... 0x045FFFFF #define AI_REGION 0x04500000 ... 0x045FFFFF
@@ -52,7 +57,7 @@
#define CART_REGION_1_2 (CART_REGION_START_1_2) ... (CART_REGION_END_1_2) #define CART_REGION_1_2 (CART_REGION_START_1_2) ... (CART_REGION_END_1_2)
#define CART_REGION_2_1 (CART_REGION_START_2_1) ... (CART_REGION_END_2_1) #define CART_REGION_2_1 (CART_REGION_START_2_1) ... (CART_REGION_END_2_1)
#define CART_REGION_2_2 (CART_REGION_START_2_2) ... (CART_REGION_END_2_2) #define CART_REGION_2_2 (CART_REGION_START_2_2) ... (CART_REGION_END_2_2)
#define PIF_ROM_REGION 0x1FC00000 ... 0x1FC007BF #define PIF_ROM_REGION PIF_ROM_REGION_START ... PIF_ROM_REGION_END
#define PIF_RAM_REGION PIF_RAM_REGION_START ... PIF_RAM_REGION_END #define PIF_RAM_REGION PIF_RAM_REGION_START ... PIF_RAM_REGION_END
constexpr u64 operator""_kb(unsigned long long int x) { constexpr u64 operator""_kb(unsigned long long int x) {

32
src/backend/core/MMIO.cpp
View File

@@ -17,14 +17,14 @@ void MMIO::Reset() {
u32 MMIO::Read(u32 addr) { u32 MMIO::Read(u32 addr) {
switch (addr) { switch (addr) {
case 0x04040000 ... 0x040FFFFF: return rsp.Read(addr); case RSP_REGION: return rsp.Read(addr);
case 0x04100000 ... 0x041FFFFF: return rdp.Read(addr); case RDP_REGION: return rdp.Read(addr);
case 0x04300000 ... 0x043FFFFF: return mi.Read(addr); case MI_REGION: return mi.Read(addr);
case 0x04400000 ... 0x044FFFFF: return vi.Read(addr); case VI_REGION: return vi.Read(addr);
case 0x04500000 ... 0x045FFFFF: return ai.Read(addr); case AI_REGION: return ai.Read(addr);
case 0x04600000 ... 0x046FFFFF: return pi.Read(mi, addr); case PI_REGION: return pi.Read(mi, addr);
case 0x04700000 ... 0x047FFFFF: return ri.Read(addr); case RI_REGION: return ri.Read(addr);
case 0x04800000 ... 0x048FFFFF: return si.Read(mi, addr); case SI_REGION: return si.Read(mi, addr);
default: default:
Util::panic("Unhandled mmio read at addr {:08X}", addr); Util::panic("Unhandled mmio read at addr {:08X}", addr);
} }
@@ -32,14 +32,14 @@ u32 MMIO::Read(u32 addr) {
void MMIO::Write(Mem& mem, Registers& regs, u32 addr, u32 val) { void MMIO::Write(Mem& mem, Registers& regs, u32 addr, u32 val) {
switch (addr) { switch (addr) {
case 0x04040000 ... 0x040FFFFF: rsp.Write(mem, regs, addr, val); break; case RSP_REGION: rsp.Write(mem, regs, addr, val); break;
case 0x04100000 ... 0x041FFFFF: rdp.Write(mi, regs, rsp, addr, val); break; case RDP_REGION: rdp.Write(mi, regs, rsp, addr, val); break;
case 0x04300000 ... 0x043FFFFF: mi.Write(regs, addr, val); break; case MI_REGION: mi.Write(regs, addr, val); break;
case 0x04400000 ... 0x044FFFFF: vi.Write(mi, regs, addr, val); break; case VI_REGION: vi.Write(mi, regs, addr, val); break;
case 0x04500000 ... 0x045FFFFF: ai.Write(mem, regs, addr, val); break; case AI_REGION: ai.Write(mem, regs, addr, val); break;
case 0x04600000 ... 0x046FFFFF: pi.Write(mem, regs, addr, val); break; case PI_REGION: pi.Write(mem, regs, addr, val); break;
case 0x04700000 ... 0x047FFFFF: ri.Write(addr, val); break; case RI_REGION: ri.Write(addr, val); break;
case 0x04800000 ... 0x048FFFFF: si.Write(mem, regs, addr, val); break; case SI_REGION: si.Write(mem, regs, addr, val); break;
default: default:
Util::panic("Unhandled mmio write at addr {:08X} with val {:08X}", addr, val); Util::panic("Unhandled mmio write at addr {:08X} with val {:08X}", addr, val);
} }

182
src/backend/core/Mem.cpp
View File

@@ -104,19 +104,18 @@ u8 Mem::Read8(n64::Registers &regs, u32 paddr) {
return ((u8*)pointer)[BYTE_ADDRESS(offset)]; return ((u8*)pointer)[BYTE_ADDRESS(offset)];
} else { } else {
switch (paddr) { switch (paddr) {
case 0x00000000 ... 0x007FFFFF: case RDRAM_REGION:
return mmio.rdp.rdram[BYTE_ADDRESS(paddr)]; return mmio.rdp.rdram[BYTE_ADDRESS(paddr)];
case 0x04000000 ... 0x0403FFFF: case DMEM_REGION:
if (paddr & 0x1000)
return mmio.rsp.imem[BYTE_ADDRESS(paddr) - IMEM_REGION_START];
else
return mmio.rsp.dmem[BYTE_ADDRESS(paddr) - DMEM_REGION_START]; return mmio.rsp.dmem[BYTE_ADDRESS(paddr) - DMEM_REGION_START];
case IMEM_REGION:
return mmio.rsp.imem[BYTE_ADDRESS(paddr) - IMEM_REGION_START];
case 0x04040000 ... 0x040FFFFF: case 0x04040000 ... 0x040FFFFF:
case 0x04100000 ... 0x041FFFFF: case 0x04100000 ... 0x041FFFFF:
case 0x04600000 ... 0x048FFFFF: case 0x04600000 ... 0x048FFFFF:
case 0x04300000 ... 0x044FFFFF: case 0x04300000 ... 0x044FFFFF:
return 0xff; Util::panic("MMIO Read8!\n");
case 0x04500000 ... 0x045FFFFF: { case AI_REGION: {
u32 w = mmio.ai.Read(paddr & ~3); u32 w = mmio.ai.Read(paddr & ~3);
int offs = 3 - (paddr & 3); int offs = 3 - (paddr & 3);
return (w >> (offs * 8)) & 0xff; return (w >> (offs * 8)) & 0xff;
@@ -124,14 +123,14 @@ u8 Mem::Read8(n64::Registers &regs, u32 paddr) {
case CART_REGION_1_2: case CART_REGION_1_2:
paddr = (paddr + 2) & ~2; paddr = (paddr + 2) & ~2;
return rom.cart[BYTE_ADDRESS(paddr) & rom.mask]; return rom.cart[BYTE_ADDRESS(paddr) & rom.mask];
case 0x1FC00000 ... 0x1FC007BF: case PIF_ROM_REGION:
return si.pif.bootrom[BYTE_ADDRESS(paddr) - 0x1FC00000]; return si.pif.bootrom[BYTE_ADDRESS(paddr) - PIF_ROM_REGION_START];
case PIF_RAM_REGION: case PIF_RAM_REGION:
return si.pif.ram[paddr - PIF_RAM_REGION_START]; return si.pif.ram[paddr - PIF_RAM_REGION_START];
case 0x00800000 ... 0x03FFFFFF: case 0x00800000 ... 0x03FFFFFF: // unused
case 0x04200000 ... 0x042FFFFF: case 0x04200000 ... 0x042FFFFF: // unused
case 0x04900000 ... 0x0FFFFFFF: case 0x04900000 ... 0x0FFFFFFF: // unused
case 0x1FC00800 ... 0xFFFFFFFF: case 0x1FC00800 ... 0xFFFFFFFF: // unused
return 0; return 0;
default: default:
Util::panic("Unimplemented 8-bit read at address {:08X} (PC = {:016X})", paddr, (u64) regs.pc); Util::panic("Unimplemented 8-bit read at address {:08X} (PC = {:016X})", paddr, (u64) regs.pc);
@@ -149,23 +148,19 @@ u16 Mem::Read16(n64::Registers &regs, u32 paddr) {
return Util::ReadAccess<u16>((u8*)pointer, HALF_ADDRESS(offset)); return Util::ReadAccess<u16>((u8*)pointer, HALF_ADDRESS(offset));
} else { } else {
switch (paddr) { switch (paddr) {
case 0x00000000 ... 0x007FFFFF: case RDRAM_REGION:
return Util::ReadAccess<u16>(mmio.rdp.rdram, HALF_ADDRESS(paddr)); return Util::ReadAccess<u16>(mmio.rdp.rdram, HALF_ADDRESS(paddr));
case 0x04000000 ... 0x0403FFFF: case DMEM_REGION:
if (paddr & 0x1000)
return Util::ReadAccess<u16>(mmio.rsp.imem, HALF_ADDRESS(paddr) & IMEM_DSIZE);
else
return Util::ReadAccess<u16>(mmio.rsp.dmem, HALF_ADDRESS(paddr) & DMEM_DSIZE); return Util::ReadAccess<u16>(mmio.rsp.dmem, HALF_ADDRESS(paddr) & DMEM_DSIZE);
case 0x04040000 ... 0x040FFFFF: case IMEM_REGION:
case 0x04100000 ... 0x041FFFFF: return Util::ReadAccess<u16>(mmio.rsp.imem, HALF_ADDRESS(paddr) & IMEM_DSIZE);
case 0x04300000 ... 0x044FFFFF: case MMIO_REGION:
case 0x04500000 ... 0x048FFFFF:
return mmio.Read(paddr); return mmio.Read(paddr);
case CART_REGION_1_2: case CART_REGION_1_2:
paddr = (paddr + 2) & ~3; paddr = (paddr + 2) & ~3;
return Util::ReadAccess<u16>(rom.cart, HALF_ADDRESS(paddr) & rom.mask); return Util::ReadAccess<u16>(rom.cart, HALF_ADDRESS(paddr) & rom.mask);
case 0x1FC00000 ... 0x1FC007BF: case PIF_ROM_REGION:
return Util::ReadAccess<u16>(si.pif.bootrom, HALF_ADDRESS(paddr) - 0x1FC00000); return Util::ReadAccess<u16>(si.pif.bootrom, HALF_ADDRESS(paddr) - PIF_ROM_REGION_START);
case PIF_RAM_REGION: case PIF_RAM_REGION:
return be16toh(Util::ReadAccess<u16>(si.pif.ram, paddr - PIF_RAM_REGION_START)); return be16toh(Util::ReadAccess<u16>(si.pif.ram, paddr - PIF_RAM_REGION_START));
case 0x00800000 ... 0x03FFFFFF: case 0x00800000 ... 0x03FFFFFF:
@@ -189,20 +184,18 @@ u32 Mem::Read32(n64::Registers &regs, u32 paddr) {
return Util::ReadAccess<u32>((u8*)pointer, offset); return Util::ReadAccess<u32>((u8*)pointer, offset);
} else { } else {
switch(paddr) { switch(paddr) {
case 0x00000000 ... 0x007FFFFF: case RDRAM_REGION:
return Util::ReadAccess<u32>(mmio.rdp.rdram, paddr); return Util::ReadAccess<u32>(mmio.rdp.rdram, paddr);
case 0x04000000 ... 0x0403FFFF: case DMEM_REGION:
if(paddr & 0x1000)
return Util::ReadAccess<u32>(mmio.rsp.imem, paddr & IMEM_DSIZE);
else
return Util::ReadAccess<u32>(mmio.rsp.dmem, paddr & DMEM_DSIZE); return Util::ReadAccess<u32>(mmio.rsp.dmem, paddr & DMEM_DSIZE);
case 0x04040000 ... 0x040FFFFF: case 0x04100000 ... 0x041FFFFF: case IMEM_REGION:
case 0x04300000 ... 0x044FFFFF: case 0x04500000 ... 0x048FFFFF: return Util::ReadAccess<u32>(mmio.rsp.imem, paddr & IMEM_DSIZE);
case MMIO_REGION:
return mmio.Read(paddr); return mmio.Read(paddr);
case CART_REGION_1_2: case CART_REGION_1_2:
return Util::ReadAccess<u32>(rom.cart, paddr & rom.mask); return Util::ReadAccess<u32>(rom.cart, paddr & rom.mask);
case 0x1FC00000 ... 0x1FC007BF: case PIF_ROM_REGION:
return Util::ReadAccess<u32>(si.pif.bootrom, paddr - 0x1FC00000); return Util::ReadAccess<u32>(si.pif.bootrom, paddr - PIF_ROM_REGION_START);
case PIF_RAM_REGION: case PIF_RAM_REGION:
return be32toh(Util::ReadAccess<u32>(si.pif.ram, paddr - PIF_RAM_REGION_START)); return be32toh(Util::ReadAccess<u32>(si.pif.ram, paddr - PIF_RAM_REGION_START));
case 0x00800000 ... 0x03FFFFFF: case 0x04200000 ... 0x042FFFFF: case 0x00800000 ... 0x03FFFFFF: case 0x04200000 ... 0x042FFFFF:
@@ -223,22 +216,18 @@ u64 Mem::Read64(n64::Registers &regs, u32 paddr) {
return Util::ReadAccess<u64>((u8*)pointer, offset); return Util::ReadAccess<u64>((u8*)pointer, offset);
} else { } else {
switch (paddr) { switch (paddr) {
case 0x00000000 ... 0x007FFFFF: case RDRAM_REGION:
return Util::ReadAccess<u64>(mmio.rdp.rdram, paddr); return Util::ReadAccess<u64>(mmio.rdp.rdram, paddr);
case 0x04000000 ... 0x0403FFFF: case DMEM_REGION:
if (paddr & 0x1000) return Util::ReadAccess<u64>(mmio.rsp.dmem, paddr & DMEM_DSIZE);
return Util::ReadAccess<u64>(mmio.rsp.imem, paddr & IMEM_DSIZE); case IMEM_REGION:
else return Util::ReadAccess<u64>(mmio.rsp.imem, paddr & IMEM_DSIZE);
return Util::ReadAccess<u64>(mmio.rsp.dmem, paddr & DMEM_DSIZE); case MMIO_REGION:
case 0x04040000 ... 0x040FFFFF:
case 0x04100000 ... 0x041FFFFF:
case 0x04300000 ... 0x044FFFFF:
case 0x04500000 ... 0x048FFFFF:
return mmio.Read(paddr); return mmio.Read(paddr);
case CART_REGION_1_2: case CART_REGION_1_2:
return Util::ReadAccess<u64>(rom.cart, paddr & rom.mask); return Util::ReadAccess<u64>(rom.cart, paddr & rom.mask);
case 0x1FC00000 ... 0x1FC007BF: case PIF_ROM_REGION:
return Util::ReadAccess<u64>(si.pif.bootrom, paddr - 0x1FC00000); return Util::ReadAccess<u64>(si.pif.bootrom, paddr - PIF_ROM_REGION_START);
case PIF_RAM_REGION: case PIF_RAM_REGION:
return be64toh(Util::ReadAccess<u64>(si.pif.ram, paddr - PIF_RAM_REGION_START)); return be64toh(Util::ReadAccess<u64>(si.pif.ram, paddr - PIF_RAM_REGION_START));
case 0x00800000 ... 0x03FFFFFF: case 0x00800000 ... 0x03FFFFFF:
@@ -262,21 +251,20 @@ void Mem::Write8(Registers& regs, u32 paddr, u32 val) {
((u8*)pointer)[BYTE_ADDRESS(offset)] = val; ((u8*)pointer)[BYTE_ADDRESS(offset)] = val;
} else { } else {
switch (paddr) { switch (paddr) {
case 0x00000000 ... 0x007FFFFF: case RDRAM_REGION:
mmio.rdp.rdram[BYTE_ADDRESS(paddr)] = val; mmio.rdp.rdram[BYTE_ADDRESS(paddr)] = val;
break; break;
case 0x04000000 ... 0x0403FFFF: case DMEM_REGION:
val = val << (8 * (3 - (paddr & 3))); val = val << (8 * (3 - (paddr & 3)));
paddr = (paddr & DMEM_DSIZE) & ~3; paddr = (paddr & DMEM_DSIZE) & ~3;
if (paddr & 0x1000) Util::WriteAccess<u32>(mmio.rsp.dmem, paddr & DMEM_DSIZE, val);
Util::WriteAccess<u32>(mmio.rsp.imem, paddr & IMEM_DSIZE, val);
else
Util::WriteAccess<u32>(mmio.rsp.dmem, paddr & DMEM_DSIZE, val);
break; break;
case 0x04040000 ... 0x040FFFFF: case IMEM_REGION:
case 0x04100000 ... 0x041FFFFF: val = val << (8 * (3 - (paddr & 3)));
case 0x04300000 ... 0x044FFFFF: paddr = (paddr & IMEM_SIZE) & ~3;
case 0x04500000 ... 0x048FFFFF: Util::WriteAccess<u32>(mmio.rsp.imem, paddr & IMEM_SIZE, val);
break;
case MMIO_REGION:
Util::panic("MMIO Write8!"); Util::panic("MMIO Write8!");
case CART_REGION_1_2: case CART_REGION_1_2:
break; break;
@@ -286,13 +274,12 @@ void Mem::Write8(Registers& regs, u32 paddr, u32 val) {
Util::WriteAccess<u32>(si.pif.ram, paddr, htobe32(val)); Util::WriteAccess<u32>(si.pif.ram, paddr, htobe32(val));
si.pif.ProcessCommands(*this); si.pif.ProcessCommands(*this);
break; break;
case SRAM_REGION:
Util::panic("SRAM Write8!");
case 0x00800000 ... 0x03FFFFFF: case 0x00800000 ... 0x03FFFFFF:
case 0x04200000 ... 0x042FFFFF: case 0x04200000 ... 0x042FFFFF:
case 0x08000000 ... 0x0FFFFFFF:
Util::debug("SRAM 8 bit write {:02X}", val);
break;
case 0x04900000 ... 0x07FFFFFF: case 0x04900000 ... 0x07FFFFFF:
case 0x1FC00000 ... 0x1FC007BF: case PIF_ROM_REGION:
case 0x1FC00800 ... 0x7FFFFFFF: case 0x1FC00800 ... 0x7FFFFFFF:
case 0x80000000 ... 0xFFFFFFFF: case 0x80000000 ... 0xFFFFFFFF:
break; break;
@@ -313,21 +300,20 @@ void Mem::Write16(Registers& regs, u32 paddr, u32 val) {
Util::WriteAccess<u16>((u8*)pointer, HALF_ADDRESS(offset), val); Util::WriteAccess<u16>((u8*)pointer, HALF_ADDRESS(offset), val);
} else { } else {
switch (paddr) { switch (paddr) {
case 0x00000000 ... 0x007FFFFF: case RDRAM_REGION:
Util::WriteAccess<u16>(mmio.rdp.rdram, HALF_ADDRESS(paddr), val); Util::WriteAccess<u16>(mmio.rdp.rdram, HALF_ADDRESS(paddr), val);
break; break;
case 0x04000000 ... 0x0403FFFF: case DMEM_REGION:
val = val << (16 * !(paddr & 2)); val = val << (16 * !(paddr & 2));
paddr &= ~3; paddr = (paddr & DMEM_SIZE) & ~3;
if (paddr & 0x1000) Util::WriteAccess<u32>(mmio.rsp.dmem, paddr & DMEM_DSIZE, val);
Util::WriteAccess<u32>(mmio.rsp.imem, paddr & IMEM_DSIZE, val);
else
Util::WriteAccess<u32>(mmio.rsp.dmem, paddr & DMEM_DSIZE, val);
break; break;
case 0x04040000 ... 0x040FFFFF: case IMEM_REGION:
case 0x04100000 ... 0x041FFFFF: val = val << (16 * !(paddr & 2));
case 0x04300000 ... 0x044FFFFF: paddr = (paddr & IMEM_SIZE) & ~3;
case 0x04500000 ... 0x048FFFFF: Util::WriteAccess<u32>(mmio.rsp.imem, paddr & IMEM_SIZE, val);
break;
case MMIO_REGION:
Util::panic("MMIO Write16!"); Util::panic("MMIO Write16!");
case CART_REGION_1_2: case CART_REGION_1_2:
break; break;
@@ -337,11 +323,12 @@ void Mem::Write16(Registers& regs, u32 paddr, u32 val) {
Util::WriteAccess<u32>(si.pif.ram, paddr - PIF_RAM_REGION_START, htobe32(val)); Util::WriteAccess<u32>(si.pif.ram, paddr - PIF_RAM_REGION_START, htobe32(val));
si.pif.ProcessCommands(*this); si.pif.ProcessCommands(*this);
break; break;
case SRAM_REGION:
Util::panic("SRAM Write16!");
case 0x00800000 ... 0x03FFFFFF: case 0x00800000 ... 0x03FFFFFF:
case 0x04200000 ... 0x042FFFFF: case 0x04200000 ... 0x042FFFFF:
case 0x08000000 ... 0x0FFFFFFF:
case 0x04900000 ... 0x07FFFFFF: case 0x04900000 ... 0x07FFFFFF:
case 0x1FC00000 ... 0x1FC007BF: case PIF_ROM_REGION:
case 0x1FC00800 ... 0x7FFFFFFF: case 0x1FC00800 ... 0x7FFFFFFF:
case 0x80000000 ... 0xFFFFFFFF: case 0x80000000 ... 0xFFFFFFFF:
break; break;
@@ -362,17 +349,18 @@ void Mem::Write32(Registers& regs, u32 paddr, u32 val) {
Util::WriteAccess<u32>((u8*)pointer, offset, val); Util::WriteAccess<u32>((u8*)pointer, offset, val);
} else { } else {
switch(paddr) { switch(paddr) {
case 0x00000000 ... 0x007FFFFF: case RDRAM_REGION:
Util::WriteAccess<u32>(mmio.rdp.rdram, paddr, val); Util::WriteAccess<u32>(mmio.rdp.rdram, paddr, val);
break; break;
case 0x04000000 ... 0x0403FFFF: case DMEM_REGION:
if(paddr & 0x1000) Util::WriteAccess<u32>(mmio.rsp.dmem, paddr & DMEM_DSIZE, val);
Util::WriteAccess<u32>(mmio.rsp.imem, paddr & IMEM_DSIZE, val); break;
else case IMEM_REGION:
Util::WriteAccess<u32>(mmio.rsp.dmem, paddr & DMEM_DSIZE, val); Util::WriteAccess<u32>(mmio.rsp.imem, paddr & IMEM_SIZE, val);
break;
case MMIO_REGION:
mmio.Write(*this, regs, paddr, val);
break; break;
case 0x04040000 ... 0x040FFFFF: case 0x04100000 ... 0x041FFFFF:
case 0x04300000 ... 0x044FFFFF: case 0x04500000 ... 0x048FFFFF: mmio.Write(*this, regs, paddr, val); break;
case 0x10000000 ... 0x13FF0013: break; case 0x10000000 ... 0x13FF0013: break;
case 0x13FF0014: { case 0x13FF0014: {
if(val < ISVIEWER_SIZE) { if(val < ISVIEWER_SIZE) {
@@ -390,10 +378,14 @@ void Mem::Write32(Registers& regs, u32 paddr, u32 val) {
Util::WriteAccess<u32>(si.pif.ram, paddr - PIF_RAM_REGION_START, htobe32(val)); Util::WriteAccess<u32>(si.pif.ram, paddr - PIF_RAM_REGION_START, htobe32(val));
si.pif.ProcessCommands(*this); si.pif.ProcessCommands(*this);
break; break;
case 0x00800000 ... 0x03FFFFFF: case 0x04200000 ... 0x042FFFFF: case 0x00800000 ... 0x03FFFFFF:
case 0x08000000 ... 0x0FFFFFFF: case 0x04900000 ... 0x07FFFFFF: case 0x04200000 ... 0x042FFFFF:
case 0x1FC00000 ... 0x1FC007BF: case 0x1FC00800 ... 0x7FFFFFFF: case 0x04900000 ... 0x07FFFFFF:
case PIF_ROM_REGION:
case 0x1FC00800 ... 0x7FFFFFFF:
case 0x80000000 ... 0xFFFFFFFF: break; case 0x80000000 ... 0xFFFFFFFF: break;
case 0x08000000 ... 0x0FFFFFFF:
Util::panic("SRAM Write32!");
default: Util::panic("Unimplemented 32-bit write at address {:08X} with value {:0X} (PC = {:016X})", paddr, val, (u64)regs.pc); default: Util::panic("Unimplemented 32-bit write at address {:08X} with value {:0X} (PC = {:016X})", paddr, val, (u64)regs.pc);
} }
} }
@@ -409,20 +401,18 @@ void Mem::Write64(Registers& regs, u32 paddr, u64 val) {
Util::WriteAccess<u64>((u8*)pointer, offset, val); Util::WriteAccess<u64>((u8*)pointer, offset, val);
} else { } else {
switch (paddr) { switch (paddr) {
case 0x00000000 ... 0x007FFFFF: case RDRAM_REGION:
Util::WriteAccess<u64>(mmio.rdp.rdram, paddr, val); Util::WriteAccess<u64>(mmio.rdp.rdram, paddr, val);
break; break;
case 0x04000000 ... 0x0403FFFF: case DMEM_REGION:
val >>= 32; val >>= 32;
if (paddr & 0x1000) Util::WriteAccess<u32>(mmio.rsp.dmem, paddr & DMEM_DSIZE, val);
Util::WriteAccess<u32>(mmio.rsp.imem, paddr & IMEM_DSIZE, val);
else
Util::WriteAccess<u32>(mmio.rsp.dmem, paddr & DMEM_DSIZE, val);
break; break;
case 0x04040000 ... 0x040FFFFF: case IMEM_REGION:
case 0x04100000 ... 0x041FFFFF: val >>= 32;
case 0x04300000 ... 0x044FFFFF: Util::WriteAccess<u32>(mmio.rsp.imem, paddr & IMEM_SIZE, val);
case 0x04500000 ... 0x048FFFFF: break;
case MMIO_REGION:
Util::panic("MMIO Write64!"); Util::panic("MMIO Write64!");
case CART_REGION_1_2: case CART_REGION_1_2:
break; break;
@@ -432,12 +422,12 @@ void Mem::Write64(Registers& regs, u32 paddr, u64 val) {
break; break;
case 0x00800000 ... 0x03FFFFFF: case 0x00800000 ... 0x03FFFFFF:
case 0x04200000 ... 0x042FFFFF: case 0x04200000 ... 0x042FFFFF:
case 0x08000000 ... 0x0FFFFFFF:
case 0x04900000 ... 0x07FFFFFF: case 0x04900000 ... 0x07FFFFFF:
case 0x1FC00000 ... 0x1FC007BF: case 0x1FC00000 ... 0x1FC007BF:
case 0x1FC00800 ... 0x7FFFFFFF: case 0x1FC00800 ... 0x7FFFFFFF:
case 0x80000000 ... 0xFFFFFFFF: case 0x80000000 ... 0xFFFFFFFF: break;
break; case 0x08000000 ... 0x0FFFFFFF:
Util::panic("SRAM Write64!");
default: default:
Util::panic("Unimplemented 64-bit write at address {:08X} with value {:0X} (PC = {:016X})", paddr, val, Util::panic("Unimplemented 64-bit write at address {:08X} with value {:0X} (PC = {:016X})", paddr, val,
(u64) regs.pc); (u64) regs.pc);