SimoZ64
|
010bb5e0bb
|
Mem and Regs not part of cpu anymore.
|
2025-08-01 21:05:11 +02:00 |
|
irisz64
|
a3b4e2f374
|
minor perf improvements
|
2025-07-22 17:05:55 +02:00 |
|
irisz64
|
6e69a37a62
|
register constant check optimization + disable branch likely's for now
|
2025-07-07 10:36:16 +02:00 |
|
Simone
|
9c78d71a29
|
[JIT]: Remove redundant register write logic for constant propagation (i.e. if we're writing a simple variable, it's always constant)
|
2025-01-22 11:33:04 +01:00 |
|
SimoneN64
|
f67f968f91
|
[JIT]: First compiled block! Figure out why scheduling an event from the emitted code makes the underlying queue point to 0x0...
|
2025-01-20 22:27:18 +01:00 |
|
SimoneN64
|
e065558147
|
[JIT]: Simplify register accesses, implement more instructions, rework some branching logic
|
2025-01-15 00:37:29 +01:00 |
|
Simone
|
23ddc0b9f7
|
[JIT]: Specialize register write handlers
|
2025-01-14 17:21:04 +01:00 |
|
SimoneN64
|
b528b1ef8c
|
Buncha instructions for JIT
|
2025-01-12 23:45:27 +01:00 |
|
SimoneN64
|
b3a4a302cb
|
Finally clangformat
|
2024-08-27 21:18:10 +02:00 |
|
SimoneN64
|
010d911adc
|
Merge branch 'dev' into jit
# Conflicts:
# src/backend/core/registers/Registers.hpp
|
2024-08-19 23:39:45 +02:00 |
|
SimoneN64
|
ac9ff89bf1
|
Massive register overhaul
|
2024-07-05 16:56:14 +02:00 |
|
SimoneN64
|
228bf69f53
|
More instructions
|
2024-05-26 22:16:18 +02:00 |
|
SimoneN64
|
bbac4e315e
|
Small fixes and improvements
|
2024-05-26 22:12:40 +02:00 |
|
SimoneN64
|
f32957c93f
|
Small fixes and improvements
|
2024-05-26 22:11:14 +02:00 |
|
SimoneN64
|
a35fac4a4e
|
Start implementing some instructions
|
2024-05-21 22:46:08 +02:00 |
|
Simone Coco
|
24f4f0270d
|
Let's try doing this again
|
2024-05-21 09:30:13 +01:00 |
|
SimoneN64
|
059f884ca7
|
Refactor many other things
|
2024-05-13 20:55:55 +02:00 |
|
SimoneN64
|
91575fe4df
|
fix some warnings
|
2023-06-12 10:12:55 +02:00 |
|
SimoneN64
|
f62df87381
|
Reduntant includes
|
2023-06-09 16:06:16 +02:00 |
|
CocoSimone
|
f56e1bafa2
|
have two different functions to set PC in r4300i, for word and dword + set the initial PC after PIF HLE instead of Registers constructor
|
2023-02-19 12:16:20 +01:00 |
|
CocoSimone
|
c915ebc11d
|
Dynarec + CMake restructure
|
2023-01-02 22:07:30 +01:00 |
|
CocoSimone
|
4adb7a46f8
|
Restructure
|
2022-12-22 23:08:37 +01:00 |
|