iris
00cc9309cb
de6e324bdseparate emu thread10d3daf86Roms List improvements95d202f37Let's make the rom list process on a separate thread so the emulator doesnt take ages to load.fc306967fWow the ROM Header was just completely busted. Game list view works nowbad1691eefuck this shit2b59e5f46game list in progressd26417b83remappable inputs in progressac4af8106inpute72abc240update readme430139dc9Qt6 frontend3080d4d45Fix this small bug too08cd13b85Cop0 unused functions do not actually pose a threat (as per manual). They don't do anything, so shall we.61bb4fb44make idle loop detection a little more specific with where the load goesb037de4c3SAZDFsdff12e81e73eneed to figure out why n64-systemtest loops indefinitely at some address that appears to be valid (i think it's me not invalidating the cache properly)204f0e13bidle skipping seems to work!cb8bb634asdkfjlasdf58e5c89c1Fix compilation issue on my machine (no idea)24fb2898eattempting more serious idle skipping214719577Place rsp.Step inside cached interpreter. Gains about 3 more fpsbb97dcc23mmmmm920b77d38wjkhasdfjhkasdf430ccdab4it's a start...4f42a673aCached interpreter plays Mario 64. Start looking into RSP as wellc9a030787idle skipping works!5fbda03cenew idea366637abaIdle skipping... maybe?609fa2fb0Cache instructions implemented but broken lmao. Commented out for nowe140a6d12- Stop using inheritance for CPU, instead use composition. - Introduce KAIZEN_JIT_ENABLED optional define instead of relying on __aarch64__ and the like. - More cache work68e613057prep cache impl811b4d809fix clang formatfda755f7didkd5024ebbfsmall MI refactor in preparation of (eventually) implementing the RDRAM interface properly694b45341Merge commit '206dcdedf195fb320913584180edb12c7731e396' as 'external/SDL'206dcdedfSquashed 'external/SDL/' content from commit 4d17b99d0a4d16e1cb4need to update sdl848b19920Fix compilation errordb61b5299Merge commit 'e94a94559f28e49678fbcf72199a5258137b0fe9' as 'external/imgui'e94a94559Squashed 'external/imgui/' content from commit 02e9b8cac52edb3757need to update imguic1a705e86Emulate weird JALR behaviour4b4c32f4bFix exception for "unusable COP1" in 4 instructions i missed accidentally (again)df5828142Bug putting 0s in the log everywheref8b580048Make isviewer a sink to file8241e9735Fix exception for "unusable COP1" in 4 instructions i missed accidentallyb29715f20small changesd9a620bc1make use of my new small utility library0d1aa938eAdd 'external/ircolib/' from commit 'ce3cd726c8df8388d554abf8bb55d55020eb4450'e64eb40b3Fuck git git-subtree-dir: external/ircolib git-subtree-split:de6e324bde
91 lines
3.5 KiB
C
91 lines
3.5 KiB
C
/* Capstone Disassembly Engine */
|
|
/* By Nguyen Anh Quynh <aquynh@gmail.com>, 2013-2019 */
|
|
|
|
#ifndef CS_AARCH64_MAP_H
|
|
#define CS_AARCH64_MAP_H
|
|
|
|
#include "capstone/capstone.h"
|
|
#include "../../MCInst.h"
|
|
#include "../../SStream.h"
|
|
|
|
typedef enum {
|
|
#include "AArch64GenCSOpGroup.inc"
|
|
} aarch64_op_group;
|
|
|
|
/// Components of an SME matrix.
|
|
/// Used when an sme operand is set to signal which part should be set.
|
|
typedef enum {
|
|
AARCH64_SME_MATRIX_TILE,
|
|
AARCH64_SME_MATRIX_TILE_LIST,
|
|
AARCH64_SME_MATRIX_SLICE_REG,
|
|
AARCH64_SME_MATRIX_SLICE_OFF,
|
|
AARCH64_SME_MATRIX_SLICE_OFF_RANGE,
|
|
} aarch64_sme_op_part;
|
|
|
|
// return name of register in friendly string
|
|
const char *AArch64_reg_name(csh handle, unsigned int reg);
|
|
|
|
// given internal insn id, return public instruction info
|
|
void AArch64_get_insn_id(cs_struct *h, cs_insn *insn, unsigned int id);
|
|
|
|
const char *AArch64_insn_name(csh handle, unsigned int id);
|
|
|
|
const char *AArch64_group_name(csh handle, unsigned int id);
|
|
|
|
void AArch64_reg_access(const cs_insn *insn, cs_regs regs_read,
|
|
uint8_t *regs_read_count, cs_regs regs_write,
|
|
uint8_t *regs_write_count);
|
|
|
|
void AArch64_add_cs_detail_0(MCInst *MI, aarch64_op_group op_group,
|
|
unsigned OpNum);
|
|
void AArch64_add_cs_detail_1(MCInst *MI, aarch64_op_group op_group,
|
|
unsigned OpNum, uint64_t temp_arg_0);
|
|
void AArch64_add_cs_detail_2(MCInst *MI, aarch64_op_group op_group,
|
|
unsigned OpNum, uint64_t temp_arg_0,
|
|
uint64_t temp_arg_1);
|
|
void AArch64_add_cs_detail_4(MCInst *MI, aarch64_op_group op_group,
|
|
unsigned OpNum, uint64_t temp_arg_0,
|
|
uint64_t temp_arg_1, uint64_t temp_arg_2,
|
|
uint64_t temp_arg_3);
|
|
|
|
void AArch64_init_mri(MCRegisterInfo *MRI);
|
|
|
|
void AArch64_init_cs_detail(MCInst *MI);
|
|
|
|
void AArch64_set_instr_map_data(MCInst *MI);
|
|
|
|
bool AArch64_getInstruction(csh handle, const uint8_t *code, size_t code_len,
|
|
MCInst *instr, uint16_t *size, uint64_t address,
|
|
void *info);
|
|
|
|
void AArch64_printer(MCInst *MI, SStream *O, void * /* MCRegisterInfo* */ info);
|
|
|
|
void AArch64_set_detail_op_reg(MCInst *MI, unsigned OpNum, aarch64_reg Reg);
|
|
void AArch64_set_detail_op_imm(MCInst *MI, unsigned OpNum,
|
|
aarch64_op_type ImmType, int64_t Imm);
|
|
void AArch64_set_detail_op_imm_range(MCInst *MI, unsigned OpNum,
|
|
uint32_t FirstImm, uint32_t offset);
|
|
void AArch64_set_detail_op_mem(MCInst *MI, unsigned OpNum, uint64_t Val);
|
|
void AArch64_set_detail_op_mem_offset(MCInst *MI, unsigned OpNum, uint64_t Val);
|
|
void AArch64_set_detail_shift_ext(MCInst *MI, unsigned OpNum, bool SignExtend,
|
|
bool DoShift, unsigned ExtWidth,
|
|
char SrcRegKind);
|
|
void AArch64_set_detail_op_float(MCInst *MI, unsigned OpNum, float Val);
|
|
void AArch64_set_detail_op_sys(MCInst *MI, unsigned OpNum, aarch64_sysop sys_op,
|
|
aarch64_op_type type);
|
|
void AArch64_set_detail_op_sme(MCInst *MI, unsigned OpNum,
|
|
aarch64_sme_op_part part,
|
|
AArch64Layout_VectorLayout vas, ...);
|
|
void AArch64_set_detail_op_pred(MCInst *MI, unsigned OpNum);
|
|
void AArch64_insert_detail_op_reg_at(MCInst *MI, unsigned index,
|
|
aarch64_reg Reg, cs_ac_type access);
|
|
void AArch64_insert_detail_op_float_at(MCInst *MI, unsigned index, double val,
|
|
cs_ac_type access);
|
|
void AArch64_insert_detail_op_imm_at(MCInst *MI, unsigned index, int64_t Imm);
|
|
void AArch64_insert_detail_op_sys(MCInst *MI, unsigned index, aarch64_sysop sys_op,
|
|
aarch64_op_type type);
|
|
void AArch64_insert_detail_op_sme(MCInst *MI, unsigned index, aarch64_op_sme sme_op);
|
|
void AArch64_add_vas(MCInst *MI, const SStream *OS);
|
|
|
|
#endif
|