00cc9309cb
de6e324bdseparate emu thread10d3daf86Roms List improvements95d202f37Let's make the rom list process on a separate thread so the emulator doesnt take ages to load.fc306967fWow the ROM Header was just completely busted. Game list view works nowbad1691eefuck this shit2b59e5f46game list in progressd26417b83remappable inputs in progressac4af8106inpute72abc240update readme430139dc9Qt6 frontend3080d4d45Fix this small bug too08cd13b85Cop0 unused functions do not actually pose a threat (as per manual). They don't do anything, so shall we.61bb4fb44make idle loop detection a little more specific with where the load goesb037de4c3SAZDFsdff12e81e73eneed to figure out why n64-systemtest loops indefinitely at some address that appears to be valid (i think it's me not invalidating the cache properly)204f0e13bidle skipping seems to work!cb8bb634asdkfjlasdf58e5c89c1Fix compilation issue on my machine (no idea)24fb2898eattempting more serious idle skipping214719577Place rsp.Step inside cached interpreter. Gains about 3 more fpsbb97dcc23mmmmm920b77d38wjkhasdfjhkasdf430ccdab4it's a start...4f42a673aCached interpreter plays Mario 64. Start looking into RSP as wellc9a030787idle skipping works!5fbda03cenew idea366637abaIdle skipping... maybe?609fa2fb0Cache instructions implemented but broken lmao. Commented out for nowe140a6d12- Stop using inheritance for CPU, instead use composition. - Introduce KAIZEN_JIT_ENABLED optional define instead of relying on __aarch64__ and the like. - More cache work68e613057prep cache impl811b4d809fix clang formatfda755f7didkd5024ebbfsmall MI refactor in preparation of (eventually) implementing the RDRAM interface properly694b45341Merge commit '206dcdedf195fb320913584180edb12c7731e396' as 'external/SDL'206dcdedfSquashed 'external/SDL/' content from commit 4d17b99d0a4d16e1cb4need to update sdl848b19920Fix compilation errordb61b5299Merge commit 'e94a94559f28e49678fbcf72199a5258137b0fe9' as 'external/imgui'e94a94559Squashed 'external/imgui/' content from commit 02e9b8cac52edb3757need to update imguic1a705e86Emulate weird JALR behaviour4b4c32f4bFix exception for "unusable COP1" in 4 instructions i missed accidentally (again)df5828142Bug putting 0s in the log everywheref8b580048Make isviewer a sink to file8241e9735Fix exception for "unusable COP1" in 4 instructions i missed accidentallyb29715f20small changesd9a620bc1make use of my new small utility library0d1aa938eAdd 'external/ircolib/' from commit 'ce3cd726c8df8388d554abf8bb55d55020eb4450'e64eb40b3Fuck git git-subtree-dir: external/ircolib git-subtree-split:de6e324bde
1330 lines
37 KiB
OCaml
1330 lines
37 KiB
OCaml
(* For Capstone Engine. AUTO-GENERATED FILE, DO NOT EDIT [arm_const.ml] *)
|
|
|
|
let _ARMCC_EQ = 0;;
|
|
let _ARMCC_NE = 1;;
|
|
let _ARMCC_HS = 2;;
|
|
let _ARMCC_LO = 3;;
|
|
let _ARMCC_MI = 4;;
|
|
let _ARMCC_PL = 5;;
|
|
let _ARMCC_VS = 6;;
|
|
let _ARMCC_VC = 7;;
|
|
let _ARMCC_HI = 8;;
|
|
let _ARMCC_LS = 9;;
|
|
let _ARMCC_GE = 10;;
|
|
let _ARMCC_LT = 11;;
|
|
let _ARMCC_GT = 12;;
|
|
let _ARMCC_LE = 13;;
|
|
let _ARMCC_AL = 14;;
|
|
let _ARMCC_UNDEF = 15;;
|
|
let _ARMCC_Invalid = 16;;
|
|
|
|
let _ARMVCC_None = 0;;
|
|
let _ARMVCC_Then = 1;;
|
|
let _ARMVCC_Else = 2;;
|
|
|
|
let _ARM_PredBlockMaskInvalid = 0;;
|
|
let _ARM_T = 0x8;;
|
|
let _ARM_TT = 0x4;;
|
|
let _ARM_TE = 0xc;;
|
|
let _ARM_TTT = 0x2;;
|
|
let _ARM_TTE = 0x6;;
|
|
let _ARM_TEE = 0xe;;
|
|
let _ARM_TET = 0xa;;
|
|
let _ARM_TTTT = 0x1;;
|
|
let _ARM_TTTE = 0x3;;
|
|
let _ARM_TTEE = 0x7;;
|
|
let _ARM_TTET = 0x5;;
|
|
let _ARM_TEEE = 0xf;;
|
|
let _ARM_TEET = 0xd;;
|
|
let _ARM_TETT = 0x9;;
|
|
let _ARM_TETE = 0xb;;
|
|
|
|
let _ARM_SFT_INVALID = 0;;
|
|
let _ARM_SFT_ASR = 1;;
|
|
let _ARM_SFT_LSL = 2;;
|
|
let _ARM_SFT_LSR = 3;;
|
|
let _ARM_SFT_ROR = 4;;
|
|
let _ARM_SFT_RRX = 5;;
|
|
let _ARM_SFT_UXTW = 6;;
|
|
let _ARM_SFT_REG = 7;;
|
|
let _ARM_SFT_ASR_REG = 8;;
|
|
let _ARM_SFT_LSL_REG = 9;;
|
|
let _ARM_SFT_LSR_REG = 10;;
|
|
let _ARM_SFT_ROR_REG = 11;;
|
|
|
|
let _ARM_MB_RESERVED_0 = 0;;
|
|
let _ARM_MB_OSHLD = 1;;
|
|
let _ARM_MB_OSHST = 2;;
|
|
let _ARM_MB_OSH = 3;;
|
|
let _ARM_MB_RESERVED_4 = 4;;
|
|
let _ARM_MB_NSHLD = 5;;
|
|
let _ARM_MB_NSHST = 6;;
|
|
let _ARM_MB_NSH = 7;;
|
|
let _ARM_MB_RESERVED_8 = 8;;
|
|
let _ARM_MB_ISHLD = 9;;
|
|
let _ARM_MB_ISHST = 10;;
|
|
let _ARM_MB_ISH = 11;;
|
|
let _ARM_MB_RESERVED_12 = 12;;
|
|
let _ARM_MB_LD = 13;;
|
|
let _ARM_MB_ST = 14;;
|
|
let _ARM_MB_SY = 15;;
|
|
let _ARM_FIELD_SPSR_C = 1;;
|
|
let _ARM_FIELD_SPSR_X = 2;;
|
|
let _ARM_FIELD_SPSR_S = 4;;
|
|
let _ARM_FIELD_SPSR_F = 8;;
|
|
let _ARM_FIELD_CPSR_C = 16;;
|
|
let _ARM_FIELD_CPSR_X = 32;;
|
|
let _ARM_FIELD_CPSR_S = 64;;
|
|
let _ARM_FIELD_CPSR_F = 128;;
|
|
let _ARM_BANKEDREG_ELR_HYP = 0x1e;;
|
|
let _ARM_BANKEDREG_LR_ABT = 0x14;;
|
|
let _ARM_BANKEDREG_LR_FIQ = 0xe;;
|
|
let _ARM_BANKEDREG_LR_IRQ = 0x10;;
|
|
let _ARM_BANKEDREG_LR_MON = 0x1c;;
|
|
let _ARM_BANKEDREG_LR_SVC = 0x12;;
|
|
let _ARM_BANKEDREG_LR_UND = 0x16;;
|
|
let _ARM_BANKEDREG_LR_USR = 0x6;;
|
|
let _ARM_BANKEDREG_R10_FIQ = 0xa;;
|
|
let _ARM_BANKEDREG_R10_USR = 0x2;;
|
|
let _ARM_BANKEDREG_R11_FIQ = 0xb;;
|
|
let _ARM_BANKEDREG_R11_USR = 0x3;;
|
|
let _ARM_BANKEDREG_R12_FIQ = 0xc;;
|
|
let _ARM_BANKEDREG_R12_USR = 0x4;;
|
|
let _ARM_BANKEDREG_R8_FIQ = 0x8;;
|
|
let _ARM_BANKEDREG_R8_USR = 0x0;;
|
|
let _ARM_BANKEDREG_R9_FIQ = 0x9;;
|
|
let _ARM_BANKEDREG_R9_USR = 0x1;;
|
|
let _ARM_BANKEDREG_SPSR_ABT = 0x34;;
|
|
let _ARM_BANKEDREG_SPSR_FIQ = 0x2e;;
|
|
let _ARM_BANKEDREG_SPSR_HYP = 0x3e;;
|
|
let _ARM_BANKEDREG_SPSR_IRQ = 0x30;;
|
|
let _ARM_BANKEDREG_SPSR_MON = 0x3c;;
|
|
let _ARM_BANKEDREG_SPSR_SVC = 0x32;;
|
|
let _ARM_BANKEDREG_SPSR_UND = 0x36;;
|
|
let _ARM_BANKEDREG_SP_ABT = 0x15;;
|
|
let _ARM_BANKEDREG_SP_FIQ = 0xd;;
|
|
let _ARM_BANKEDREG_SP_HYP = 0x1f;;
|
|
let _ARM_BANKEDREG_SP_IRQ = 0x11;;
|
|
let _ARM_BANKEDREG_SP_MON = 0x1d;;
|
|
let _ARM_BANKEDREG_SP_SVC = 0x13;;
|
|
let _ARM_BANKEDREG_SP_UND = 0x17;;
|
|
let _ARM_BANKEDREG_SP_USR = 0x5;;
|
|
let _ARM_MCLASSSYSREG_APSR = 0x800;;
|
|
let _ARM_MCLASSSYSREG_APSR_G = 0x400;;
|
|
let _ARM_MCLASSSYSREG_APSR_NZCVQ = 0x800;;
|
|
let _ARM_MCLASSSYSREG_APSR_NZCVQG = 0xc00;;
|
|
let _ARM_MCLASSSYSREG_BASEPRI = 0x811;;
|
|
let _ARM_MCLASSSYSREG_BASEPRI_MAX = 0x812;;
|
|
let _ARM_MCLASSSYSREG_BASEPRI_NS = 0x891;;
|
|
let _ARM_MCLASSSYSREG_CONTROL = 0x814;;
|
|
let _ARM_MCLASSSYSREG_CONTROL_NS = 0x894;;
|
|
let _ARM_MCLASSSYSREG_EAPSR = 0x802;;
|
|
let _ARM_MCLASSSYSREG_EAPSR_G = 0x402;;
|
|
let _ARM_MCLASSSYSREG_EAPSR_NZCVQ = 0x802;;
|
|
let _ARM_MCLASSSYSREG_EAPSR_NZCVQG = 0xc02;;
|
|
let _ARM_MCLASSSYSREG_EPSR = 0x806;;
|
|
let _ARM_MCLASSSYSREG_FAULTMASK = 0x813;;
|
|
let _ARM_MCLASSSYSREG_FAULTMASK_NS = 0x893;;
|
|
let _ARM_MCLASSSYSREG_IAPSR = 0x801;;
|
|
let _ARM_MCLASSSYSREG_IAPSR_G = 0x401;;
|
|
let _ARM_MCLASSSYSREG_IAPSR_NZCVQ = 0x801;;
|
|
let _ARM_MCLASSSYSREG_IAPSR_NZCVQG = 0xc01;;
|
|
let _ARM_MCLASSSYSREG_IEPSR = 0x807;;
|
|
let _ARM_MCLASSSYSREG_IPSR = 0x805;;
|
|
let _ARM_MCLASSSYSREG_MSP = 0x808;;
|
|
let _ARM_MCLASSSYSREG_MSPLIM = 0x80a;;
|
|
let _ARM_MCLASSSYSREG_MSPLIM_NS = 0x88a;;
|
|
let _ARM_MCLASSSYSREG_MSP_NS = 0x888;;
|
|
let _ARM_MCLASSSYSREG_PAC_KEY_P_0 = 0x820;;
|
|
let _ARM_MCLASSSYSREG_PAC_KEY_P_0_NS = 0x8a0;;
|
|
let _ARM_MCLASSSYSREG_PAC_KEY_P_1 = 0x821;;
|
|
let _ARM_MCLASSSYSREG_PAC_KEY_P_1_NS = 0x8a1;;
|
|
let _ARM_MCLASSSYSREG_PAC_KEY_P_2 = 0x822;;
|
|
let _ARM_MCLASSSYSREG_PAC_KEY_P_2_NS = 0x8a2;;
|
|
let _ARM_MCLASSSYSREG_PAC_KEY_P_3 = 0x823;;
|
|
let _ARM_MCLASSSYSREG_PAC_KEY_P_3_NS = 0x8a3;;
|
|
let _ARM_MCLASSSYSREG_PAC_KEY_U_0 = 0x824;;
|
|
let _ARM_MCLASSSYSREG_PAC_KEY_U_0_NS = 0x8a4;;
|
|
let _ARM_MCLASSSYSREG_PAC_KEY_U_1 = 0x825;;
|
|
let _ARM_MCLASSSYSREG_PAC_KEY_U_1_NS = 0x8a5;;
|
|
let _ARM_MCLASSSYSREG_PAC_KEY_U_2 = 0x826;;
|
|
let _ARM_MCLASSSYSREG_PAC_KEY_U_2_NS = 0x8a6;;
|
|
let _ARM_MCLASSSYSREG_PAC_KEY_U_3 = 0x827;;
|
|
let _ARM_MCLASSSYSREG_PAC_KEY_U_3_NS = 0x8a7;;
|
|
let _ARM_MCLASSSYSREG_PRIMASK = 0x810;;
|
|
let _ARM_MCLASSSYSREG_PRIMASK_NS = 0x890;;
|
|
let _ARM_MCLASSSYSREG_PSP = 0x809;;
|
|
let _ARM_MCLASSSYSREG_PSPLIM = 0x80b;;
|
|
let _ARM_MCLASSSYSREG_PSPLIM_NS = 0x88b;;
|
|
let _ARM_MCLASSSYSREG_PSP_NS = 0x889;;
|
|
let _ARM_MCLASSSYSREG_SP_NS = 0x898;;
|
|
let _ARM_MCLASSSYSREG_XPSR = 0x803;;
|
|
let _ARM_MCLASSSYSREG_XPSR_G = 0x403;;
|
|
let _ARM_MCLASSSYSREG_XPSR_NZCVQ = 0x803;;
|
|
let _ARM_MCLASSSYSREG_XPSR_NZCVQG = 0xc03;;
|
|
let _ARM_OP_INVALID = _CS_OP_INVALID;;
|
|
let _ARM_OP_REG = _CS_OP_REG;;
|
|
let _ARM_OP_IMM = _CS_OP_IMM;;
|
|
let _ARM_OP_FP = _CS_OP_FP;;
|
|
let _ARM_OP_PRED = _CS_OP_PRED;;
|
|
let _ARM_OP_CIMM = _CS_OP_SPECIAL+0;;
|
|
let _ARM_OP_PIMM = _CS_OP_SPECIAL+1;;
|
|
let _ARM_OP_SETEND = _CS_OP_SPECIAL+2;;
|
|
let _ARM_OP_SYSREG = _CS_OP_SPECIAL+3;;
|
|
let _ARM_OP_BANKEDREG = _CS_OP_SPECIAL+4;;
|
|
let _ARM_OP_SPSR = _CS_OP_SPECIAL+5;;
|
|
let _ARM_OP_CPSR = _CS_OP_SPECIAL+6;;
|
|
let _ARM_OP_SYSM = _CS_OP_SPECIAL+7;;
|
|
let _ARM_OP_VPRED_R = _CS_OP_SPECIAL+8;;
|
|
let _ARM_OP_VPRED_N = _CS_OP_SPECIAL+9;;
|
|
let _ARM_OP_MEM = _CS_OP_MEM;;
|
|
|
|
let _ARM_SETEND_INVALID = 0;;
|
|
let _ARM_SETEND_BE = 1;;
|
|
let _ARM_SETEND_LE = 2;;
|
|
|
|
let _ARM_CPSMODE_INVALID = 0;;
|
|
let _ARM_CPSMODE_IE = 2;;
|
|
let _ARM_CPSMODE_ID = 3;;
|
|
|
|
let _ARM_CPSFLAG_INVALID = 0;;
|
|
let _ARM_CPSFLAG_F = 1;;
|
|
let _ARM_CPSFLAG_I = 2;;
|
|
let _ARM_CPSFLAG_A = 4;;
|
|
let _ARM_CPSFLAG_NONE = 16;;
|
|
|
|
let _ARM_VECTORDATA_INVALID = 0;;
|
|
let _ARM_VECTORDATA_I8 = 1;;
|
|
let _ARM_VECTORDATA_I16 = 2;;
|
|
let _ARM_VECTORDATA_I32 = 3;;
|
|
let _ARM_VECTORDATA_I64 = 4;;
|
|
let _ARM_VECTORDATA_S8 = 5;;
|
|
let _ARM_VECTORDATA_S16 = 6;;
|
|
let _ARM_VECTORDATA_S32 = 7;;
|
|
let _ARM_VECTORDATA_S64 = 8;;
|
|
let _ARM_VECTORDATA_U8 = 9;;
|
|
let _ARM_VECTORDATA_U16 = 10;;
|
|
let _ARM_VECTORDATA_U32 = 11;;
|
|
let _ARM_VECTORDATA_U64 = 12;;
|
|
let _ARM_VECTORDATA_P8 = 13;;
|
|
let _ARM_VECTORDATA_P16 = 14;;
|
|
let _ARM_VECTORDATA_F16 = 15;;
|
|
let _ARM_VECTORDATA_F32 = 16;;
|
|
let _ARM_VECTORDATA_F64 = 17;;
|
|
let _ARM_VECTORDATA_F16F64 = 18;;
|
|
let _ARM_VECTORDATA_F64F16 = 19;;
|
|
let _ARM_VECTORDATA_F32F16 = 20;;
|
|
let _ARM_VECTORDATA_F16F32 = 21;;
|
|
let _ARM_VECTORDATA_F64F32 = 22;;
|
|
let _ARM_VECTORDATA_F32F64 = 23;;
|
|
let _ARM_VECTORDATA_S32F32 = 24;;
|
|
let _ARM_VECTORDATA_U32F32 = 25;;
|
|
let _ARM_VECTORDATA_F32S32 = 26;;
|
|
let _ARM_VECTORDATA_F32U32 = 27;;
|
|
let _ARM_VECTORDATA_F64S16 = 28;;
|
|
let _ARM_VECTORDATA_F32S16 = 29;;
|
|
let _ARM_VECTORDATA_F64S32 = 30;;
|
|
let _ARM_VECTORDATA_S16F64 = 31;;
|
|
let _ARM_VECTORDATA_S16F32 = 32;;
|
|
let _ARM_VECTORDATA_S32F64 = 33;;
|
|
let _ARM_VECTORDATA_U16F64 = 34;;
|
|
let _ARM_VECTORDATA_U16F32 = 35;;
|
|
let _ARM_VECTORDATA_U32F64 = 36;;
|
|
let _ARM_VECTORDATA_F64U16 = 37;;
|
|
let _ARM_VECTORDATA_F32U16 = 38;;
|
|
let _ARM_VECTORDATA_F64U32 = 39;;
|
|
let _ARM_VECTORDATA_F16U16 = 40;;
|
|
let _ARM_VECTORDATA_U16F16 = 41;;
|
|
let _ARM_VECTORDATA_F16U32 = 42;;
|
|
let _ARM_VECTORDATA_U32F16 = 43;;
|
|
let _ARM_VECTORDATA_F16S16 = 44;;
|
|
let _ARM_VECTORDATA_S16F16 = 45;;
|
|
let _ARM_VECTORDATA_F16S32 = 46;;
|
|
let _ARM_VECTORDATA_S32F16 = 47;;
|
|
|
|
let _ARM_REG_INVALID = 0;;
|
|
let _ARM_REG_APSR = 1;;
|
|
let _ARM_REG_APSR_NZCV = 2;;
|
|
let _ARM_REG_CPSR = 3;;
|
|
let _ARM_REG_FPCXTNS = 4;;
|
|
let _ARM_REG_FPCXTS = 5;;
|
|
let _ARM_REG_FPEXC = 6;;
|
|
let _ARM_REG_FPINST = 7;;
|
|
let _ARM_REG_FPSCR = 8;;
|
|
let _ARM_REG_FPSCR_NZCV = 9;;
|
|
let _ARM_REG_FPSCR_NZCVQC = 10;;
|
|
let _ARM_REG_FPSID = 11;;
|
|
let _ARM_REG_ITSTATE = 12;;
|
|
let _ARM_REG_LR = 13;;
|
|
let _ARM_REG_PC = 14;;
|
|
let _ARM_REG_RA_AUTH_CODE = 15;;
|
|
let _ARM_REG_SP = 16;;
|
|
let _ARM_REG_SPSR = 17;;
|
|
let _ARM_REG_VPR = 18;;
|
|
let _ARM_REG_ZR = 19;;
|
|
let _ARM_REG_D0 = 20;;
|
|
let _ARM_REG_D1 = 21;;
|
|
let _ARM_REG_D2 = 22;;
|
|
let _ARM_REG_D3 = 23;;
|
|
let _ARM_REG_D4 = 24;;
|
|
let _ARM_REG_D5 = 25;;
|
|
let _ARM_REG_D6 = 26;;
|
|
let _ARM_REG_D7 = 27;;
|
|
let _ARM_REG_D8 = 28;;
|
|
let _ARM_REG_D9 = 29;;
|
|
let _ARM_REG_D10 = 30;;
|
|
let _ARM_REG_D11 = 31;;
|
|
let _ARM_REG_D12 = 32;;
|
|
let _ARM_REG_D13 = 33;;
|
|
let _ARM_REG_D14 = 34;;
|
|
let _ARM_REG_D15 = 35;;
|
|
let _ARM_REG_D16 = 36;;
|
|
let _ARM_REG_D17 = 37;;
|
|
let _ARM_REG_D18 = 38;;
|
|
let _ARM_REG_D19 = 39;;
|
|
let _ARM_REG_D20 = 40;;
|
|
let _ARM_REG_D21 = 41;;
|
|
let _ARM_REG_D22 = 42;;
|
|
let _ARM_REG_D23 = 43;;
|
|
let _ARM_REG_D24 = 44;;
|
|
let _ARM_REG_D25 = 45;;
|
|
let _ARM_REG_D26 = 46;;
|
|
let _ARM_REG_D27 = 47;;
|
|
let _ARM_REG_D28 = 48;;
|
|
let _ARM_REG_D29 = 49;;
|
|
let _ARM_REG_D30 = 50;;
|
|
let _ARM_REG_D31 = 51;;
|
|
let _ARM_REG_FPINST2 = 52;;
|
|
let _ARM_REG_MVFR0 = 53;;
|
|
let _ARM_REG_MVFR1 = 54;;
|
|
let _ARM_REG_MVFR2 = 55;;
|
|
let _ARM_REG_P0 = 56;;
|
|
let _ARM_REG_Q0 = 57;;
|
|
let _ARM_REG_Q1 = 58;;
|
|
let _ARM_REG_Q2 = 59;;
|
|
let _ARM_REG_Q3 = 60;;
|
|
let _ARM_REG_Q4 = 61;;
|
|
let _ARM_REG_Q5 = 62;;
|
|
let _ARM_REG_Q6 = 63;;
|
|
let _ARM_REG_Q7 = 64;;
|
|
let _ARM_REG_Q8 = 65;;
|
|
let _ARM_REG_Q9 = 66;;
|
|
let _ARM_REG_Q10 = 67;;
|
|
let _ARM_REG_Q11 = 68;;
|
|
let _ARM_REG_Q12 = 69;;
|
|
let _ARM_REG_Q13 = 70;;
|
|
let _ARM_REG_Q14 = 71;;
|
|
let _ARM_REG_Q15 = 72;;
|
|
let _ARM_REG_R0 = 73;;
|
|
let _ARM_REG_R1 = 74;;
|
|
let _ARM_REG_R2 = 75;;
|
|
let _ARM_REG_R3 = 76;;
|
|
let _ARM_REG_R4 = 77;;
|
|
let _ARM_REG_R5 = 78;;
|
|
let _ARM_REG_R6 = 79;;
|
|
let _ARM_REG_R7 = 80;;
|
|
let _ARM_REG_R8 = 81;;
|
|
let _ARM_REG_R9 = 82;;
|
|
let _ARM_REG_R10 = 83;;
|
|
let _ARM_REG_R11 = 84;;
|
|
let _ARM_REG_R12 = 85;;
|
|
let _ARM_REG_S0 = 86;;
|
|
let _ARM_REG_S1 = 87;;
|
|
let _ARM_REG_S2 = 88;;
|
|
let _ARM_REG_S3 = 89;;
|
|
let _ARM_REG_S4 = 90;;
|
|
let _ARM_REG_S5 = 91;;
|
|
let _ARM_REG_S6 = 92;;
|
|
let _ARM_REG_S7 = 93;;
|
|
let _ARM_REG_S8 = 94;;
|
|
let _ARM_REG_S9 = 95;;
|
|
let _ARM_REG_S10 = 96;;
|
|
let _ARM_REG_S11 = 97;;
|
|
let _ARM_REG_S12 = 98;;
|
|
let _ARM_REG_S13 = 99;;
|
|
let _ARM_REG_S14 = 100;;
|
|
let _ARM_REG_S15 = 101;;
|
|
let _ARM_REG_S16 = 102;;
|
|
let _ARM_REG_S17 = 103;;
|
|
let _ARM_REG_S18 = 104;;
|
|
let _ARM_REG_S19 = 105;;
|
|
let _ARM_REG_S20 = 106;;
|
|
let _ARM_REG_S21 = 107;;
|
|
let _ARM_REG_S22 = 108;;
|
|
let _ARM_REG_S23 = 109;;
|
|
let _ARM_REG_S24 = 110;;
|
|
let _ARM_REG_S25 = 111;;
|
|
let _ARM_REG_S26 = 112;;
|
|
let _ARM_REG_S27 = 113;;
|
|
let _ARM_REG_S28 = 114;;
|
|
let _ARM_REG_S29 = 115;;
|
|
let _ARM_REG_S30 = 116;;
|
|
let _ARM_REG_S31 = 117;;
|
|
let _ARM_REG_D0_D2 = 118;;
|
|
let _ARM_REG_D1_D3 = 119;;
|
|
let _ARM_REG_D2_D4 = 120;;
|
|
let _ARM_REG_D3_D5 = 121;;
|
|
let _ARM_REG_D4_D6 = 122;;
|
|
let _ARM_REG_D5_D7 = 123;;
|
|
let _ARM_REG_D6_D8 = 124;;
|
|
let _ARM_REG_D7_D9 = 125;;
|
|
let _ARM_REG_D8_D10 = 126;;
|
|
let _ARM_REG_D9_D11 = 127;;
|
|
let _ARM_REG_D10_D12 = 128;;
|
|
let _ARM_REG_D11_D13 = 129;;
|
|
let _ARM_REG_D12_D14 = 130;;
|
|
let _ARM_REG_D13_D15 = 131;;
|
|
let _ARM_REG_D14_D16 = 132;;
|
|
let _ARM_REG_D15_D17 = 133;;
|
|
let _ARM_REG_D16_D18 = 134;;
|
|
let _ARM_REG_D17_D19 = 135;;
|
|
let _ARM_REG_D18_D20 = 136;;
|
|
let _ARM_REG_D19_D21 = 137;;
|
|
let _ARM_REG_D20_D22 = 138;;
|
|
let _ARM_REG_D21_D23 = 139;;
|
|
let _ARM_REG_D22_D24 = 140;;
|
|
let _ARM_REG_D23_D25 = 141;;
|
|
let _ARM_REG_D24_D26 = 142;;
|
|
let _ARM_REG_D25_D27 = 143;;
|
|
let _ARM_REG_D26_D28 = 144;;
|
|
let _ARM_REG_D27_D29 = 145;;
|
|
let _ARM_REG_D28_D30 = 146;;
|
|
let _ARM_REG_D29_D31 = 147;;
|
|
let _ARM_REG_Q0_Q1 = 148;;
|
|
let _ARM_REG_Q1_Q2 = 149;;
|
|
let _ARM_REG_Q2_Q3 = 150;;
|
|
let _ARM_REG_Q3_Q4 = 151;;
|
|
let _ARM_REG_Q4_Q5 = 152;;
|
|
let _ARM_REG_Q5_Q6 = 153;;
|
|
let _ARM_REG_Q6_Q7 = 154;;
|
|
let _ARM_REG_Q7_Q8 = 155;;
|
|
let _ARM_REG_Q8_Q9 = 156;;
|
|
let _ARM_REG_Q9_Q10 = 157;;
|
|
let _ARM_REG_Q10_Q11 = 158;;
|
|
let _ARM_REG_Q11_Q12 = 159;;
|
|
let _ARM_REG_Q12_Q13 = 160;;
|
|
let _ARM_REG_Q13_Q14 = 161;;
|
|
let _ARM_REG_Q14_Q15 = 162;;
|
|
let _ARM_REG_Q0_Q1_Q2_Q3 = 163;;
|
|
let _ARM_REG_Q1_Q2_Q3_Q4 = 164;;
|
|
let _ARM_REG_Q2_Q3_Q4_Q5 = 165;;
|
|
let _ARM_REG_Q3_Q4_Q5_Q6 = 166;;
|
|
let _ARM_REG_Q4_Q5_Q6_Q7 = 167;;
|
|
let _ARM_REG_Q5_Q6_Q7_Q8 = 168;;
|
|
let _ARM_REG_Q6_Q7_Q8_Q9 = 169;;
|
|
let _ARM_REG_Q7_Q8_Q9_Q10 = 170;;
|
|
let _ARM_REG_Q8_Q9_Q10_Q11 = 171;;
|
|
let _ARM_REG_Q9_Q10_Q11_Q12 = 172;;
|
|
let _ARM_REG_Q10_Q11_Q12_Q13 = 173;;
|
|
let _ARM_REG_Q11_Q12_Q13_Q14 = 174;;
|
|
let _ARM_REG_Q12_Q13_Q14_Q15 = 175;;
|
|
let _ARM_REG_R0_R1 = 176;;
|
|
let _ARM_REG_R2_R3 = 177;;
|
|
let _ARM_REG_R4_R5 = 178;;
|
|
let _ARM_REG_R6_R7 = 179;;
|
|
let _ARM_REG_R8_R9 = 180;;
|
|
let _ARM_REG_R10_R11 = 181;;
|
|
let _ARM_REG_R12_SP = 182;;
|
|
let _ARM_REG_D0_D1_D2 = 183;;
|
|
let _ARM_REG_D1_D2_D3 = 184;;
|
|
let _ARM_REG_D2_D3_D4 = 185;;
|
|
let _ARM_REG_D3_D4_D5 = 186;;
|
|
let _ARM_REG_D4_D5_D6 = 187;;
|
|
let _ARM_REG_D5_D6_D7 = 188;;
|
|
let _ARM_REG_D6_D7_D8 = 189;;
|
|
let _ARM_REG_D7_D8_D9 = 190;;
|
|
let _ARM_REG_D8_D9_D10 = 191;;
|
|
let _ARM_REG_D9_D10_D11 = 192;;
|
|
let _ARM_REG_D10_D11_D12 = 193;;
|
|
let _ARM_REG_D11_D12_D13 = 194;;
|
|
let _ARM_REG_D12_D13_D14 = 195;;
|
|
let _ARM_REG_D13_D14_D15 = 196;;
|
|
let _ARM_REG_D14_D15_D16 = 197;;
|
|
let _ARM_REG_D15_D16_D17 = 198;;
|
|
let _ARM_REG_D16_D17_D18 = 199;;
|
|
let _ARM_REG_D17_D18_D19 = 200;;
|
|
let _ARM_REG_D18_D19_D20 = 201;;
|
|
let _ARM_REG_D19_D20_D21 = 202;;
|
|
let _ARM_REG_D20_D21_D22 = 203;;
|
|
let _ARM_REG_D21_D22_D23 = 204;;
|
|
let _ARM_REG_D22_D23_D24 = 205;;
|
|
let _ARM_REG_D23_D24_D25 = 206;;
|
|
let _ARM_REG_D24_D25_D26 = 207;;
|
|
let _ARM_REG_D25_D26_D27 = 208;;
|
|
let _ARM_REG_D26_D27_D28 = 209;;
|
|
let _ARM_REG_D27_D28_D29 = 210;;
|
|
let _ARM_REG_D28_D29_D30 = 211;;
|
|
let _ARM_REG_D29_D30_D31 = 212;;
|
|
let _ARM_REG_D0_D2_D4 = 213;;
|
|
let _ARM_REG_D1_D3_D5 = 214;;
|
|
let _ARM_REG_D2_D4_D6 = 215;;
|
|
let _ARM_REG_D3_D5_D7 = 216;;
|
|
let _ARM_REG_D4_D6_D8 = 217;;
|
|
let _ARM_REG_D5_D7_D9 = 218;;
|
|
let _ARM_REG_D6_D8_D10 = 219;;
|
|
let _ARM_REG_D7_D9_D11 = 220;;
|
|
let _ARM_REG_D8_D10_D12 = 221;;
|
|
let _ARM_REG_D9_D11_D13 = 222;;
|
|
let _ARM_REG_D10_D12_D14 = 223;;
|
|
let _ARM_REG_D11_D13_D15 = 224;;
|
|
let _ARM_REG_D12_D14_D16 = 225;;
|
|
let _ARM_REG_D13_D15_D17 = 226;;
|
|
let _ARM_REG_D14_D16_D18 = 227;;
|
|
let _ARM_REG_D15_D17_D19 = 228;;
|
|
let _ARM_REG_D16_D18_D20 = 229;;
|
|
let _ARM_REG_D17_D19_D21 = 230;;
|
|
let _ARM_REG_D18_D20_D22 = 231;;
|
|
let _ARM_REG_D19_D21_D23 = 232;;
|
|
let _ARM_REG_D20_D22_D24 = 233;;
|
|
let _ARM_REG_D21_D23_D25 = 234;;
|
|
let _ARM_REG_D22_D24_D26 = 235;;
|
|
let _ARM_REG_D23_D25_D27 = 236;;
|
|
let _ARM_REG_D24_D26_D28 = 237;;
|
|
let _ARM_REG_D25_D27_D29 = 238;;
|
|
let _ARM_REG_D26_D28_D30 = 239;;
|
|
let _ARM_REG_D27_D29_D31 = 240;;
|
|
let _ARM_REG_D0_D2_D4_D6 = 241;;
|
|
let _ARM_REG_D1_D3_D5_D7 = 242;;
|
|
let _ARM_REG_D2_D4_D6_D8 = 243;;
|
|
let _ARM_REG_D3_D5_D7_D9 = 244;;
|
|
let _ARM_REG_D4_D6_D8_D10 = 245;;
|
|
let _ARM_REG_D5_D7_D9_D11 = 246;;
|
|
let _ARM_REG_D6_D8_D10_D12 = 247;;
|
|
let _ARM_REG_D7_D9_D11_D13 = 248;;
|
|
let _ARM_REG_D8_D10_D12_D14 = 249;;
|
|
let _ARM_REG_D9_D11_D13_D15 = 250;;
|
|
let _ARM_REG_D10_D12_D14_D16 = 251;;
|
|
let _ARM_REG_D11_D13_D15_D17 = 252;;
|
|
let _ARM_REG_D12_D14_D16_D18 = 253;;
|
|
let _ARM_REG_D13_D15_D17_D19 = 254;;
|
|
let _ARM_REG_D14_D16_D18_D20 = 255;;
|
|
let _ARM_REG_D15_D17_D19_D21 = 256;;
|
|
let _ARM_REG_D16_D18_D20_D22 = 257;;
|
|
let _ARM_REG_D17_D19_D21_D23 = 258;;
|
|
let _ARM_REG_D18_D20_D22_D24 = 259;;
|
|
let _ARM_REG_D19_D21_D23_D25 = 260;;
|
|
let _ARM_REG_D20_D22_D24_D26 = 261;;
|
|
let _ARM_REG_D21_D23_D25_D27 = 262;;
|
|
let _ARM_REG_D22_D24_D26_D28 = 263;;
|
|
let _ARM_REG_D23_D25_D27_D29 = 264;;
|
|
let _ARM_REG_D24_D26_D28_D30 = 265;;
|
|
let _ARM_REG_D25_D27_D29_D31 = 266;;
|
|
let _ARM_REG_D1_D2 = 267;;
|
|
let _ARM_REG_D3_D4 = 268;;
|
|
let _ARM_REG_D5_D6 = 269;;
|
|
let _ARM_REG_D7_D8 = 270;;
|
|
let _ARM_REG_D9_D10 = 271;;
|
|
let _ARM_REG_D11_D12 = 272;;
|
|
let _ARM_REG_D13_D14 = 273;;
|
|
let _ARM_REG_D15_D16 = 274;;
|
|
let _ARM_REG_D17_D18 = 275;;
|
|
let _ARM_REG_D19_D20 = 276;;
|
|
let _ARM_REG_D21_D22 = 277;;
|
|
let _ARM_REG_D23_D24 = 278;;
|
|
let _ARM_REG_D25_D26 = 279;;
|
|
let _ARM_REG_D27_D28 = 280;;
|
|
let _ARM_REG_D29_D30 = 281;;
|
|
let _ARM_REG_D1_D2_D3_D4 = 282;;
|
|
let _ARM_REG_D3_D4_D5_D6 = 283;;
|
|
let _ARM_REG_D5_D6_D7_D8 = 284;;
|
|
let _ARM_REG_D7_D8_D9_D10 = 285;;
|
|
let _ARM_REG_D9_D10_D11_D12 = 286;;
|
|
let _ARM_REG_D11_D12_D13_D14 = 287;;
|
|
let _ARM_REG_D13_D14_D15_D16 = 288;;
|
|
let _ARM_REG_D15_D16_D17_D18 = 289;;
|
|
let _ARM_REG_D17_D18_D19_D20 = 290;;
|
|
let _ARM_REG_D19_D20_D21_D22 = 291;;
|
|
let _ARM_REG_D21_D22_D23_D24 = 292;;
|
|
let _ARM_REG_D23_D24_D25_D26 = 293;;
|
|
let _ARM_REG_D25_D26_D27_D28 = 294;;
|
|
let _ARM_REG_D27_D28_D29_D30 = 295;;
|
|
let _ARM_REG_ENDING = 296;;
|
|
let _ARM_REG_R13 = _ARM_REG_SP;;
|
|
let _ARM_REG_R14 = _ARM_REG_LR;;
|
|
let _ARM_REG_R15 = _ARM_REG_PC;;
|
|
let _ARM_REG_SB = _ARM_REG_R9;;
|
|
let _ARM_REG_SL = _ARM_REG_R10;;
|
|
let _ARM_REG_FP = _ARM_REG_R11;;
|
|
let _ARM_REG_IP = _ARM_REG_R12;;
|
|
|
|
let _ARM_INS_INVALID = 0;;
|
|
let _ARM_INS_ASR = 1;;
|
|
let _ARM_INS_IT = 2;;
|
|
let _ARM_INS_LDRBT = 3;;
|
|
let _ARM_INS_LDR = 4;;
|
|
let _ARM_INS_LDRHT = 5;;
|
|
let _ARM_INS_LDRSBT = 6;;
|
|
let _ARM_INS_LDRSHT = 7;;
|
|
let _ARM_INS_LDRT = 8;;
|
|
let _ARM_INS_LSL = 9;;
|
|
let _ARM_INS_LSR = 10;;
|
|
let _ARM_INS_ROR = 11;;
|
|
let _ARM_INS_RRX = 12;;
|
|
let _ARM_INS_STRBT = 13;;
|
|
let _ARM_INS_STRT = 14;;
|
|
let _ARM_INS_VLD1 = 15;;
|
|
let _ARM_INS_VLD2 = 16;;
|
|
let _ARM_INS_VLD3 = 17;;
|
|
let _ARM_INS_VLD4 = 18;;
|
|
let _ARM_INS_VST1 = 19;;
|
|
let _ARM_INS_VST2 = 20;;
|
|
let _ARM_INS_VST3 = 21;;
|
|
let _ARM_INS_VST4 = 22;;
|
|
let _ARM_INS_LDRB = 23;;
|
|
let _ARM_INS_LDRH = 24;;
|
|
let _ARM_INS_LDRSB = 25;;
|
|
let _ARM_INS_LDRSH = 26;;
|
|
let _ARM_INS_MOVS = 27;;
|
|
let _ARM_INS_MOV = 28;;
|
|
let _ARM_INS_STRB = 29;;
|
|
let _ARM_INS_STRH = 30;;
|
|
let _ARM_INS_STR = 31;;
|
|
let _ARM_INS_ADC = 32;;
|
|
let _ARM_INS_ADD = 33;;
|
|
let _ARM_INS_ADR = 34;;
|
|
let _ARM_INS_AESD = 35;;
|
|
let _ARM_INS_AESE = 36;;
|
|
let _ARM_INS_AESIMC = 37;;
|
|
let _ARM_INS_AESMC = 38;;
|
|
let _ARM_INS_AND = 39;;
|
|
let _ARM_INS_VDOT = 40;;
|
|
let _ARM_INS_VCVT = 41;;
|
|
let _ARM_INS_VCVTB = 42;;
|
|
let _ARM_INS_VCVTT = 43;;
|
|
let _ARM_INS_BFC = 44;;
|
|
let _ARM_INS_BFI = 45;;
|
|
let _ARM_INS_BIC = 46;;
|
|
let _ARM_INS_BKPT = 47;;
|
|
let _ARM_INS_BL = 48;;
|
|
let _ARM_INS_BLX = 49;;
|
|
let _ARM_INS_BX = 50;;
|
|
let _ARM_INS_BXJ = 51;;
|
|
let _ARM_INS_B = 52;;
|
|
let _ARM_INS_CX1 = 53;;
|
|
let _ARM_INS_CX1A = 54;;
|
|
let _ARM_INS_CX1D = 55;;
|
|
let _ARM_INS_CX1DA = 56;;
|
|
let _ARM_INS_CX2 = 57;;
|
|
let _ARM_INS_CX2A = 58;;
|
|
let _ARM_INS_CX2D = 59;;
|
|
let _ARM_INS_CX2DA = 60;;
|
|
let _ARM_INS_CX3 = 61;;
|
|
let _ARM_INS_CX3A = 62;;
|
|
let _ARM_INS_CX3D = 63;;
|
|
let _ARM_INS_CX3DA = 64;;
|
|
let _ARM_INS_VCX1A = 65;;
|
|
let _ARM_INS_VCX1 = 66;;
|
|
let _ARM_INS_VCX2A = 67;;
|
|
let _ARM_INS_VCX2 = 68;;
|
|
let _ARM_INS_VCX3A = 69;;
|
|
let _ARM_INS_VCX3 = 70;;
|
|
let _ARM_INS_CDP = 71;;
|
|
let _ARM_INS_CDP2 = 72;;
|
|
let _ARM_INS_CLREX = 73;;
|
|
let _ARM_INS_CLZ = 74;;
|
|
let _ARM_INS_CMN = 75;;
|
|
let _ARM_INS_CMP = 76;;
|
|
let _ARM_INS_CPS = 77;;
|
|
let _ARM_INS_CRC32B = 78;;
|
|
let _ARM_INS_CRC32CB = 79;;
|
|
let _ARM_INS_CRC32CH = 80;;
|
|
let _ARM_INS_CRC32CW = 81;;
|
|
let _ARM_INS_CRC32H = 82;;
|
|
let _ARM_INS_CRC32W = 83;;
|
|
let _ARM_INS_DBG = 84;;
|
|
let _ARM_INS_DMB = 85;;
|
|
let _ARM_INS_DSB = 86;;
|
|
let _ARM_INS_EOR = 87;;
|
|
let _ARM_INS_ERET = 88;;
|
|
let _ARM_INS_VMOV = 89;;
|
|
let _ARM_INS_FLDMDBX = 90;;
|
|
let _ARM_INS_FLDMIAX = 91;;
|
|
let _ARM_INS_VMRS = 92;;
|
|
let _ARM_INS_FSTMDBX = 93;;
|
|
let _ARM_INS_FSTMIAX = 94;;
|
|
let _ARM_INS_HINT = 95;;
|
|
let _ARM_INS_HLT = 96;;
|
|
let _ARM_INS_HVC = 97;;
|
|
let _ARM_INS_ISB = 98;;
|
|
let _ARM_INS_LDA = 99;;
|
|
let _ARM_INS_LDAB = 100;;
|
|
let _ARM_INS_LDAEX = 101;;
|
|
let _ARM_INS_LDAEXB = 102;;
|
|
let _ARM_INS_LDAEXD = 103;;
|
|
let _ARM_INS_LDAEXH = 104;;
|
|
let _ARM_INS_LDAH = 105;;
|
|
let _ARM_INS_LDC2L = 106;;
|
|
let _ARM_INS_LDC2 = 107;;
|
|
let _ARM_INS_LDCL = 108;;
|
|
let _ARM_INS_LDC = 109;;
|
|
let _ARM_INS_LDMDA = 110;;
|
|
let _ARM_INS_LDMDB = 111;;
|
|
let _ARM_INS_LDM = 112;;
|
|
let _ARM_INS_LDMIB = 113;;
|
|
let _ARM_INS_LDRD = 114;;
|
|
let _ARM_INS_LDREX = 115;;
|
|
let _ARM_INS_LDREXB = 116;;
|
|
let _ARM_INS_LDREXD = 117;;
|
|
let _ARM_INS_LDREXH = 118;;
|
|
let _ARM_INS_MCR = 119;;
|
|
let _ARM_INS_MCR2 = 120;;
|
|
let _ARM_INS_MCRR = 121;;
|
|
let _ARM_INS_MCRR2 = 122;;
|
|
let _ARM_INS_MLA = 123;;
|
|
let _ARM_INS_MLS = 124;;
|
|
let _ARM_INS_MOVT = 125;;
|
|
let _ARM_INS_MOVW = 126;;
|
|
let _ARM_INS_MRC = 127;;
|
|
let _ARM_INS_MRC2 = 128;;
|
|
let _ARM_INS_MRRC = 129;;
|
|
let _ARM_INS_MRRC2 = 130;;
|
|
let _ARM_INS_MRS = 131;;
|
|
let _ARM_INS_MSR = 132;;
|
|
let _ARM_INS_MUL = 133;;
|
|
let _ARM_INS_ASRL = 134;;
|
|
let _ARM_INS_DLSTP = 135;;
|
|
let _ARM_INS_LCTP = 136;;
|
|
let _ARM_INS_LETP = 137;;
|
|
let _ARM_INS_LSLL = 138;;
|
|
let _ARM_INS_LSRL = 139;;
|
|
let _ARM_INS_SQRSHR = 140;;
|
|
let _ARM_INS_SQRSHRL = 141;;
|
|
let _ARM_INS_SQSHL = 142;;
|
|
let _ARM_INS_SQSHLL = 143;;
|
|
let _ARM_INS_SRSHR = 144;;
|
|
let _ARM_INS_SRSHRL = 145;;
|
|
let _ARM_INS_UQRSHL = 146;;
|
|
let _ARM_INS_UQRSHLL = 147;;
|
|
let _ARM_INS_UQSHL = 148;;
|
|
let _ARM_INS_UQSHLL = 149;;
|
|
let _ARM_INS_URSHR = 150;;
|
|
let _ARM_INS_URSHRL = 151;;
|
|
let _ARM_INS_VABAV = 152;;
|
|
let _ARM_INS_VABD = 153;;
|
|
let _ARM_INS_VABS = 154;;
|
|
let _ARM_INS_VADC = 155;;
|
|
let _ARM_INS_VADCI = 156;;
|
|
let _ARM_INS_VADDLVA = 157;;
|
|
let _ARM_INS_VADDLV = 158;;
|
|
let _ARM_INS_VADDVA = 159;;
|
|
let _ARM_INS_VADDV = 160;;
|
|
let _ARM_INS_VADD = 161;;
|
|
let _ARM_INS_VAND = 162;;
|
|
let _ARM_INS_VBIC = 163;;
|
|
let _ARM_INS_VBRSR = 164;;
|
|
let _ARM_INS_VCADD = 165;;
|
|
let _ARM_INS_VCLS = 166;;
|
|
let _ARM_INS_VCLZ = 167;;
|
|
let _ARM_INS_VCMLA = 168;;
|
|
let _ARM_INS_VCMP = 169;;
|
|
let _ARM_INS_VCMUL = 170;;
|
|
let _ARM_INS_VCTP = 171;;
|
|
let _ARM_INS_VCVTA = 172;;
|
|
let _ARM_INS_VCVTM = 173;;
|
|
let _ARM_INS_VCVTN = 174;;
|
|
let _ARM_INS_VCVTP = 175;;
|
|
let _ARM_INS_VDDUP = 176;;
|
|
let _ARM_INS_VDUP = 177;;
|
|
let _ARM_INS_VDWDUP = 178;;
|
|
let _ARM_INS_VEOR = 179;;
|
|
let _ARM_INS_VFMAS = 180;;
|
|
let _ARM_INS_VFMA = 181;;
|
|
let _ARM_INS_VFMS = 182;;
|
|
let _ARM_INS_VHADD = 183;;
|
|
let _ARM_INS_VHCADD = 184;;
|
|
let _ARM_INS_VHSUB = 185;;
|
|
let _ARM_INS_VIDUP = 186;;
|
|
let _ARM_INS_VIWDUP = 187;;
|
|
let _ARM_INS_VLD20 = 188;;
|
|
let _ARM_INS_VLD21 = 189;;
|
|
let _ARM_INS_VLD40 = 190;;
|
|
let _ARM_INS_VLD41 = 191;;
|
|
let _ARM_INS_VLD42 = 192;;
|
|
let _ARM_INS_VLD43 = 193;;
|
|
let _ARM_INS_VLDRB = 194;;
|
|
let _ARM_INS_VLDRD = 195;;
|
|
let _ARM_INS_VLDRH = 196;;
|
|
let _ARM_INS_VLDRW = 197;;
|
|
let _ARM_INS_VMAXAV = 198;;
|
|
let _ARM_INS_VMAXA = 199;;
|
|
let _ARM_INS_VMAXNMAV = 200;;
|
|
let _ARM_INS_VMAXNMA = 201;;
|
|
let _ARM_INS_VMAXNMV = 202;;
|
|
let _ARM_INS_VMAXNM = 203;;
|
|
let _ARM_INS_VMAXV = 204;;
|
|
let _ARM_INS_VMAX = 205;;
|
|
let _ARM_INS_VMINAV = 206;;
|
|
let _ARM_INS_VMINA = 207;;
|
|
let _ARM_INS_VMINNMAV = 208;;
|
|
let _ARM_INS_VMINNMA = 209;;
|
|
let _ARM_INS_VMINNMV = 210;;
|
|
let _ARM_INS_VMINNM = 211;;
|
|
let _ARM_INS_VMINV = 212;;
|
|
let _ARM_INS_VMIN = 213;;
|
|
let _ARM_INS_VMLADAVA = 214;;
|
|
let _ARM_INS_VMLADAVAX = 215;;
|
|
let _ARM_INS_VMLADAV = 216;;
|
|
let _ARM_INS_VMLADAVX = 217;;
|
|
let _ARM_INS_VMLALDAVA = 218;;
|
|
let _ARM_INS_VMLALDAVAX = 219;;
|
|
let _ARM_INS_VMLALDAV = 220;;
|
|
let _ARM_INS_VMLALDAVX = 221;;
|
|
let _ARM_INS_VMLAS = 222;;
|
|
let _ARM_INS_VMLA = 223;;
|
|
let _ARM_INS_VMLSDAVA = 224;;
|
|
let _ARM_INS_VMLSDAVAX = 225;;
|
|
let _ARM_INS_VMLSDAV = 226;;
|
|
let _ARM_INS_VMLSDAVX = 227;;
|
|
let _ARM_INS_VMLSLDAVA = 228;;
|
|
let _ARM_INS_VMLSLDAVAX = 229;;
|
|
let _ARM_INS_VMLSLDAV = 230;;
|
|
let _ARM_INS_VMLSLDAVX = 231;;
|
|
let _ARM_INS_VMOVLB = 232;;
|
|
let _ARM_INS_VMOVLT = 233;;
|
|
let _ARM_INS_VMOVNB = 234;;
|
|
let _ARM_INS_VMOVNT = 235;;
|
|
let _ARM_INS_VMULH = 236;;
|
|
let _ARM_INS_VMULLB = 237;;
|
|
let _ARM_INS_VMULLT = 238;;
|
|
let _ARM_INS_VMUL = 239;;
|
|
let _ARM_INS_VMVN = 240;;
|
|
let _ARM_INS_VNEG = 241;;
|
|
let _ARM_INS_VORN = 242;;
|
|
let _ARM_INS_VORR = 243;;
|
|
let _ARM_INS_VPNOT = 244;;
|
|
let _ARM_INS_VPSEL = 245;;
|
|
let _ARM_INS_VPST = 246;;
|
|
let _ARM_INS_VPT = 247;;
|
|
let _ARM_INS_VQABS = 248;;
|
|
let _ARM_INS_VQADD = 249;;
|
|
let _ARM_INS_VQDMLADHX = 250;;
|
|
let _ARM_INS_VQDMLADH = 251;;
|
|
let _ARM_INS_VQDMLAH = 252;;
|
|
let _ARM_INS_VQDMLASH = 253;;
|
|
let _ARM_INS_VQDMLSDHX = 254;;
|
|
let _ARM_INS_VQDMLSDH = 255;;
|
|
let _ARM_INS_VQDMULH = 256;;
|
|
let _ARM_INS_VQDMULLB = 257;;
|
|
let _ARM_INS_VQDMULLT = 258;;
|
|
let _ARM_INS_VQMOVNB = 259;;
|
|
let _ARM_INS_VQMOVNT = 260;;
|
|
let _ARM_INS_VQMOVUNB = 261;;
|
|
let _ARM_INS_VQMOVUNT = 262;;
|
|
let _ARM_INS_VQNEG = 263;;
|
|
let _ARM_INS_VQRDMLADHX = 264;;
|
|
let _ARM_INS_VQRDMLADH = 265;;
|
|
let _ARM_INS_VQRDMLAH = 266;;
|
|
let _ARM_INS_VQRDMLASH = 267;;
|
|
let _ARM_INS_VQRDMLSDHX = 268;;
|
|
let _ARM_INS_VQRDMLSDH = 269;;
|
|
let _ARM_INS_VQRDMULH = 270;;
|
|
let _ARM_INS_VQRSHL = 271;;
|
|
let _ARM_INS_VQRSHRNB = 272;;
|
|
let _ARM_INS_VQRSHRNT = 273;;
|
|
let _ARM_INS_VQRSHRUNB = 274;;
|
|
let _ARM_INS_VQRSHRUNT = 275;;
|
|
let _ARM_INS_VQSHLU = 276;;
|
|
let _ARM_INS_VQSHL = 277;;
|
|
let _ARM_INS_VQSHRNB = 278;;
|
|
let _ARM_INS_VQSHRNT = 279;;
|
|
let _ARM_INS_VQSHRUNB = 280;;
|
|
let _ARM_INS_VQSHRUNT = 281;;
|
|
let _ARM_INS_VQSUB = 282;;
|
|
let _ARM_INS_VREV16 = 283;;
|
|
let _ARM_INS_VREV32 = 284;;
|
|
let _ARM_INS_VREV64 = 285;;
|
|
let _ARM_INS_VRHADD = 286;;
|
|
let _ARM_INS_VRINTA = 287;;
|
|
let _ARM_INS_VRINTM = 288;;
|
|
let _ARM_INS_VRINTN = 289;;
|
|
let _ARM_INS_VRINTP = 290;;
|
|
let _ARM_INS_VRINTX = 291;;
|
|
let _ARM_INS_VRINTZ = 292;;
|
|
let _ARM_INS_VRMLALDAVHA = 293;;
|
|
let _ARM_INS_VRMLALDAVHAX = 294;;
|
|
let _ARM_INS_VRMLALDAVH = 295;;
|
|
let _ARM_INS_VRMLALDAVHX = 296;;
|
|
let _ARM_INS_VRMLSLDAVHA = 297;;
|
|
let _ARM_INS_VRMLSLDAVHAX = 298;;
|
|
let _ARM_INS_VRMLSLDAVH = 299;;
|
|
let _ARM_INS_VRMLSLDAVHX = 300;;
|
|
let _ARM_INS_VRMULH = 301;;
|
|
let _ARM_INS_VRSHL = 302;;
|
|
let _ARM_INS_VRSHRNB = 303;;
|
|
let _ARM_INS_VRSHRNT = 304;;
|
|
let _ARM_INS_VRSHR = 305;;
|
|
let _ARM_INS_VSBC = 306;;
|
|
let _ARM_INS_VSBCI = 307;;
|
|
let _ARM_INS_VSHLC = 308;;
|
|
let _ARM_INS_VSHLLB = 309;;
|
|
let _ARM_INS_VSHLLT = 310;;
|
|
let _ARM_INS_VSHL = 311;;
|
|
let _ARM_INS_VSHRNB = 312;;
|
|
let _ARM_INS_VSHRNT = 313;;
|
|
let _ARM_INS_VSHR = 314;;
|
|
let _ARM_INS_VSLI = 315;;
|
|
let _ARM_INS_VSRI = 316;;
|
|
let _ARM_INS_VST20 = 317;;
|
|
let _ARM_INS_VST21 = 318;;
|
|
let _ARM_INS_VST40 = 319;;
|
|
let _ARM_INS_VST41 = 320;;
|
|
let _ARM_INS_VST42 = 321;;
|
|
let _ARM_INS_VST43 = 322;;
|
|
let _ARM_INS_VSTRB = 323;;
|
|
let _ARM_INS_VSTRD = 324;;
|
|
let _ARM_INS_VSTRH = 325;;
|
|
let _ARM_INS_VSTRW = 326;;
|
|
let _ARM_INS_VSUB = 327;;
|
|
let _ARM_INS_WLSTP = 328;;
|
|
let _ARM_INS_MVN = 329;;
|
|
let _ARM_INS_ORR = 330;;
|
|
let _ARM_INS_PKHBT = 331;;
|
|
let _ARM_INS_PKHTB = 332;;
|
|
let _ARM_INS_PLDW = 333;;
|
|
let _ARM_INS_PLD = 334;;
|
|
let _ARM_INS_PLI = 335;;
|
|
let _ARM_INS_QADD = 336;;
|
|
let _ARM_INS_QADD16 = 337;;
|
|
let _ARM_INS_QADD8 = 338;;
|
|
let _ARM_INS_QASX = 339;;
|
|
let _ARM_INS_QDADD = 340;;
|
|
let _ARM_INS_QDSUB = 341;;
|
|
let _ARM_INS_QSAX = 342;;
|
|
let _ARM_INS_QSUB = 343;;
|
|
let _ARM_INS_QSUB16 = 344;;
|
|
let _ARM_INS_QSUB8 = 345;;
|
|
let _ARM_INS_RBIT = 346;;
|
|
let _ARM_INS_REV = 347;;
|
|
let _ARM_INS_REV16 = 348;;
|
|
let _ARM_INS_REVSH = 349;;
|
|
let _ARM_INS_RFEDA = 350;;
|
|
let _ARM_INS_RFEDB = 351;;
|
|
let _ARM_INS_RFEIA = 352;;
|
|
let _ARM_INS_RFEIB = 353;;
|
|
let _ARM_INS_RSB = 354;;
|
|
let _ARM_INS_RSC = 355;;
|
|
let _ARM_INS_SADD16 = 356;;
|
|
let _ARM_INS_SADD8 = 357;;
|
|
let _ARM_INS_SASX = 358;;
|
|
let _ARM_INS_SB = 359;;
|
|
let _ARM_INS_SBC = 360;;
|
|
let _ARM_INS_SBFX = 361;;
|
|
let _ARM_INS_SDIV = 362;;
|
|
let _ARM_INS_SEL = 363;;
|
|
let _ARM_INS_SETEND = 364;;
|
|
let _ARM_INS_SETPAN = 365;;
|
|
let _ARM_INS_SHA1C = 366;;
|
|
let _ARM_INS_SHA1H = 367;;
|
|
let _ARM_INS_SHA1M = 368;;
|
|
let _ARM_INS_SHA1P = 369;;
|
|
let _ARM_INS_SHA1SU0 = 370;;
|
|
let _ARM_INS_SHA1SU1 = 371;;
|
|
let _ARM_INS_SHA256H = 372;;
|
|
let _ARM_INS_SHA256H2 = 373;;
|
|
let _ARM_INS_SHA256SU0 = 374;;
|
|
let _ARM_INS_SHA256SU1 = 375;;
|
|
let _ARM_INS_SHADD16 = 376;;
|
|
let _ARM_INS_SHADD8 = 377;;
|
|
let _ARM_INS_SHASX = 378;;
|
|
let _ARM_INS_SHSAX = 379;;
|
|
let _ARM_INS_SHSUB16 = 380;;
|
|
let _ARM_INS_SHSUB8 = 381;;
|
|
let _ARM_INS_SMC = 382;;
|
|
let _ARM_INS_SMLABB = 383;;
|
|
let _ARM_INS_SMLABT = 384;;
|
|
let _ARM_INS_SMLAD = 385;;
|
|
let _ARM_INS_SMLADX = 386;;
|
|
let _ARM_INS_SMLAL = 387;;
|
|
let _ARM_INS_SMLALBB = 388;;
|
|
let _ARM_INS_SMLALBT = 389;;
|
|
let _ARM_INS_SMLALD = 390;;
|
|
let _ARM_INS_SMLALDX = 391;;
|
|
let _ARM_INS_SMLALTB = 392;;
|
|
let _ARM_INS_SMLALTT = 393;;
|
|
let _ARM_INS_SMLATB = 394;;
|
|
let _ARM_INS_SMLATT = 395;;
|
|
let _ARM_INS_SMLAWB = 396;;
|
|
let _ARM_INS_SMLAWT = 397;;
|
|
let _ARM_INS_SMLSD = 398;;
|
|
let _ARM_INS_SMLSDX = 399;;
|
|
let _ARM_INS_SMLSLD = 400;;
|
|
let _ARM_INS_SMLSLDX = 401;;
|
|
let _ARM_INS_SMMLA = 402;;
|
|
let _ARM_INS_SMMLAR = 403;;
|
|
let _ARM_INS_SMMLS = 404;;
|
|
let _ARM_INS_SMMLSR = 405;;
|
|
let _ARM_INS_SMMUL = 406;;
|
|
let _ARM_INS_SMMULR = 407;;
|
|
let _ARM_INS_SMUAD = 408;;
|
|
let _ARM_INS_SMUADX = 409;;
|
|
let _ARM_INS_SMULBB = 410;;
|
|
let _ARM_INS_SMULBT = 411;;
|
|
let _ARM_INS_SMULL = 412;;
|
|
let _ARM_INS_SMULTB = 413;;
|
|
let _ARM_INS_SMULTT = 414;;
|
|
let _ARM_INS_SMULWB = 415;;
|
|
let _ARM_INS_SMULWT = 416;;
|
|
let _ARM_INS_SMUSD = 417;;
|
|
let _ARM_INS_SMUSDX = 418;;
|
|
let _ARM_INS_SRSDA = 419;;
|
|
let _ARM_INS_SRSDB = 420;;
|
|
let _ARM_INS_SRSIA = 421;;
|
|
let _ARM_INS_SRSIB = 422;;
|
|
let _ARM_INS_SSAT = 423;;
|
|
let _ARM_INS_SSAT16 = 424;;
|
|
let _ARM_INS_SSAX = 425;;
|
|
let _ARM_INS_SSUB16 = 426;;
|
|
let _ARM_INS_SSUB8 = 427;;
|
|
let _ARM_INS_STC2L = 428;;
|
|
let _ARM_INS_STC2 = 429;;
|
|
let _ARM_INS_STCL = 430;;
|
|
let _ARM_INS_STC = 431;;
|
|
let _ARM_INS_STL = 432;;
|
|
let _ARM_INS_STLB = 433;;
|
|
let _ARM_INS_STLEX = 434;;
|
|
let _ARM_INS_STLEXB = 435;;
|
|
let _ARM_INS_STLEXD = 436;;
|
|
let _ARM_INS_STLEXH = 437;;
|
|
let _ARM_INS_STLH = 438;;
|
|
let _ARM_INS_STMDA = 439;;
|
|
let _ARM_INS_STMDB = 440;;
|
|
let _ARM_INS_STM = 441;;
|
|
let _ARM_INS_STMIB = 442;;
|
|
let _ARM_INS_STRD = 443;;
|
|
let _ARM_INS_STREX = 444;;
|
|
let _ARM_INS_STREXB = 445;;
|
|
let _ARM_INS_STREXD = 446;;
|
|
let _ARM_INS_STREXH = 447;;
|
|
let _ARM_INS_STRHT = 448;;
|
|
let _ARM_INS_SUB = 449;;
|
|
let _ARM_INS_SVC = 450;;
|
|
let _ARM_INS_SWP = 451;;
|
|
let _ARM_INS_SWPB = 452;;
|
|
let _ARM_INS_SXTAB = 453;;
|
|
let _ARM_INS_SXTAB16 = 454;;
|
|
let _ARM_INS_SXTAH = 455;;
|
|
let _ARM_INS_SXTB = 456;;
|
|
let _ARM_INS_SXTB16 = 457;;
|
|
let _ARM_INS_SXTH = 458;;
|
|
let _ARM_INS_TEQ = 459;;
|
|
let _ARM_INS_TRAP = 460;;
|
|
let _ARM_INS_TSB = 461;;
|
|
let _ARM_INS_TST = 462;;
|
|
let _ARM_INS_UADD16 = 463;;
|
|
let _ARM_INS_UADD8 = 464;;
|
|
let _ARM_INS_UASX = 465;;
|
|
let _ARM_INS_UBFX = 466;;
|
|
let _ARM_INS_UDF = 467;;
|
|
let _ARM_INS_UDIV = 468;;
|
|
let _ARM_INS_UHADD16 = 469;;
|
|
let _ARM_INS_UHADD8 = 470;;
|
|
let _ARM_INS_UHASX = 471;;
|
|
let _ARM_INS_UHSAX = 472;;
|
|
let _ARM_INS_UHSUB16 = 473;;
|
|
let _ARM_INS_UHSUB8 = 474;;
|
|
let _ARM_INS_UMAAL = 475;;
|
|
let _ARM_INS_UMLAL = 476;;
|
|
let _ARM_INS_UMULL = 477;;
|
|
let _ARM_INS_UQADD16 = 478;;
|
|
let _ARM_INS_UQADD8 = 479;;
|
|
let _ARM_INS_UQASX = 480;;
|
|
let _ARM_INS_UQSAX = 481;;
|
|
let _ARM_INS_UQSUB16 = 482;;
|
|
let _ARM_INS_UQSUB8 = 483;;
|
|
let _ARM_INS_USAD8 = 484;;
|
|
let _ARM_INS_USADA8 = 485;;
|
|
let _ARM_INS_USAT = 486;;
|
|
let _ARM_INS_USAT16 = 487;;
|
|
let _ARM_INS_USAX = 488;;
|
|
let _ARM_INS_USUB16 = 489;;
|
|
let _ARM_INS_USUB8 = 490;;
|
|
let _ARM_INS_UXTAB = 491;;
|
|
let _ARM_INS_UXTAB16 = 492;;
|
|
let _ARM_INS_UXTAH = 493;;
|
|
let _ARM_INS_UXTB = 494;;
|
|
let _ARM_INS_UXTB16 = 495;;
|
|
let _ARM_INS_UXTH = 496;;
|
|
let _ARM_INS_VABAL = 497;;
|
|
let _ARM_INS_VABA = 498;;
|
|
let _ARM_INS_VABDL = 499;;
|
|
let _ARM_INS_VACGE = 500;;
|
|
let _ARM_INS_VACGT = 501;;
|
|
let _ARM_INS_VADDHN = 502;;
|
|
let _ARM_INS_VADDL = 503;;
|
|
let _ARM_INS_VADDW = 504;;
|
|
let _ARM_INS_VFMAB = 505;;
|
|
let _ARM_INS_VFMAT = 506;;
|
|
let _ARM_INS_VBIF = 507;;
|
|
let _ARM_INS_VBIT = 508;;
|
|
let _ARM_INS_VBSL = 509;;
|
|
let _ARM_INS_VCEQ = 510;;
|
|
let _ARM_INS_VCGE = 511;;
|
|
let _ARM_INS_VCGT = 512;;
|
|
let _ARM_INS_VCLE = 513;;
|
|
let _ARM_INS_VCLT = 514;;
|
|
let _ARM_INS_VCMPE = 515;;
|
|
let _ARM_INS_VCNT = 516;;
|
|
let _ARM_INS_VDIV = 517;;
|
|
let _ARM_INS_VEXT = 518;;
|
|
let _ARM_INS_VFMAL = 519;;
|
|
let _ARM_INS_VFMSL = 520;;
|
|
let _ARM_INS_VFNMA = 521;;
|
|
let _ARM_INS_VFNMS = 522;;
|
|
let _ARM_INS_VINS = 523;;
|
|
let _ARM_INS_VJCVT = 524;;
|
|
let _ARM_INS_VLDMDB = 525;;
|
|
let _ARM_INS_VLDMIA = 526;;
|
|
let _ARM_INS_VLDR = 527;;
|
|
let _ARM_INS_VLLDM = 528;;
|
|
let _ARM_INS_VLSTM = 529;;
|
|
let _ARM_INS_VMLAL = 530;;
|
|
let _ARM_INS_VMLS = 531;;
|
|
let _ARM_INS_VMLSL = 532;;
|
|
let _ARM_INS_VMMLA = 533;;
|
|
let _ARM_INS_VMOVX = 534;;
|
|
let _ARM_INS_VMOVL = 535;;
|
|
let _ARM_INS_VMOVN = 536;;
|
|
let _ARM_INS_VMSR = 537;;
|
|
let _ARM_INS_VMULL = 538;;
|
|
let _ARM_INS_VNMLA = 539;;
|
|
let _ARM_INS_VNMLS = 540;;
|
|
let _ARM_INS_VNMUL = 541;;
|
|
let _ARM_INS_VPADAL = 542;;
|
|
let _ARM_INS_VPADDL = 543;;
|
|
let _ARM_INS_VPADD = 544;;
|
|
let _ARM_INS_VPMAX = 545;;
|
|
let _ARM_INS_VPMIN = 546;;
|
|
let _ARM_INS_VQDMLAL = 547;;
|
|
let _ARM_INS_VQDMLSL = 548;;
|
|
let _ARM_INS_VQDMULL = 549;;
|
|
let _ARM_INS_VQMOVUN = 550;;
|
|
let _ARM_INS_VQMOVN = 551;;
|
|
let _ARM_INS_VQRDMLSH = 552;;
|
|
let _ARM_INS_VQRSHRN = 553;;
|
|
let _ARM_INS_VQRSHRUN = 554;;
|
|
let _ARM_INS_VQSHRN = 555;;
|
|
let _ARM_INS_VQSHRUN = 556;;
|
|
let _ARM_INS_VRADDHN = 557;;
|
|
let _ARM_INS_VRECPE = 558;;
|
|
let _ARM_INS_VRECPS = 559;;
|
|
let _ARM_INS_VRINTR = 560;;
|
|
let _ARM_INS_VRSHRN = 561;;
|
|
let _ARM_INS_VRSQRTE = 562;;
|
|
let _ARM_INS_VRSQRTS = 563;;
|
|
let _ARM_INS_VRSRA = 564;;
|
|
let _ARM_INS_VRSUBHN = 565;;
|
|
let _ARM_INS_VSCCLRM = 566;;
|
|
let _ARM_INS_VSDOT = 567;;
|
|
let _ARM_INS_VSELEQ = 568;;
|
|
let _ARM_INS_VSELGE = 569;;
|
|
let _ARM_INS_VSELGT = 570;;
|
|
let _ARM_INS_VSELVS = 571;;
|
|
let _ARM_INS_VSHLL = 572;;
|
|
let _ARM_INS_VSHRN = 573;;
|
|
let _ARM_INS_VSMMLA = 574;;
|
|
let _ARM_INS_VSQRT = 575;;
|
|
let _ARM_INS_VSRA = 576;;
|
|
let _ARM_INS_VSTMDB = 577;;
|
|
let _ARM_INS_VSTMIA = 578;;
|
|
let _ARM_INS_VSTR = 579;;
|
|
let _ARM_INS_VSUBHN = 580;;
|
|
let _ARM_INS_VSUBL = 581;;
|
|
let _ARM_INS_VSUBW = 582;;
|
|
let _ARM_INS_VSUDOT = 583;;
|
|
let _ARM_INS_VSWP = 584;;
|
|
let _ARM_INS_VTBL = 585;;
|
|
let _ARM_INS_VTBX = 586;;
|
|
let _ARM_INS_VCVTR = 587;;
|
|
let _ARM_INS_VTRN = 588;;
|
|
let _ARM_INS_VTST = 589;;
|
|
let _ARM_INS_VUDOT = 590;;
|
|
let _ARM_INS_VUMMLA = 591;;
|
|
let _ARM_INS_VUSDOT = 592;;
|
|
let _ARM_INS_VUSMMLA = 593;;
|
|
let _ARM_INS_VUZP = 594;;
|
|
let _ARM_INS_VZIP = 595;;
|
|
let _ARM_INS_ADDW = 596;;
|
|
let _ARM_INS_AUT = 597;;
|
|
let _ARM_INS_AUTG = 598;;
|
|
let _ARM_INS_BFL = 599;;
|
|
let _ARM_INS_BFLX = 600;;
|
|
let _ARM_INS_BF = 601;;
|
|
let _ARM_INS_BFCSEL = 602;;
|
|
let _ARM_INS_BFX = 603;;
|
|
let _ARM_INS_BTI = 604;;
|
|
let _ARM_INS_BXAUT = 605;;
|
|
let _ARM_INS_CLRM = 606;;
|
|
let _ARM_INS_CSEL = 607;;
|
|
let _ARM_INS_CSINC = 608;;
|
|
let _ARM_INS_CSINV = 609;;
|
|
let _ARM_INS_CSNEG = 610;;
|
|
let _ARM_INS_DCPS1 = 611;;
|
|
let _ARM_INS_DCPS2 = 612;;
|
|
let _ARM_INS_DCPS3 = 613;;
|
|
let _ARM_INS_DLS = 614;;
|
|
let _ARM_INS_LE = 615;;
|
|
let _ARM_INS_ORN = 616;;
|
|
let _ARM_INS_PAC = 617;;
|
|
let _ARM_INS_PACBTI = 618;;
|
|
let _ARM_INS_PACG = 619;;
|
|
let _ARM_INS_SG = 620;;
|
|
let _ARM_INS_SUBS = 621;;
|
|
let _ARM_INS_SUBW = 622;;
|
|
let _ARM_INS_TBB = 623;;
|
|
let _ARM_INS_TBH = 624;;
|
|
let _ARM_INS_TT = 625;;
|
|
let _ARM_INS_TTA = 626;;
|
|
let _ARM_INS_TTAT = 627;;
|
|
let _ARM_INS_TTT = 628;;
|
|
let _ARM_INS_WLS = 629;;
|
|
let _ARM_INS_BLXNS = 630;;
|
|
let _ARM_INS_BXNS = 631;;
|
|
let _ARM_INS_CBNZ = 632;;
|
|
let _ARM_INS_CBZ = 633;;
|
|
let _ARM_INS_POP = 634;;
|
|
let _ARM_INS_PUSH = 635;;
|
|
let _ARM_INS___BRKDIV0 = 636;;
|
|
let _ARM_INS_ENDING = 637;;
|
|
let _ARM_INS_ALIAS_BEGIN = 638;;
|
|
let _ARM_INS_ALIAS_VMOV = 639;;
|
|
let _ARM_INS_ALIAS_NOP = 640;;
|
|
let _ARM_INS_ALIAS_YIELD = 641;;
|
|
let _ARM_INS_ALIAS_WFE = 642;;
|
|
let _ARM_INS_ALIAS_WFI = 643;;
|
|
let _ARM_INS_ALIAS_SEV = 644;;
|
|
let _ARM_INS_ALIAS_SEVL = 645;;
|
|
let _ARM_INS_ALIAS_ESB = 646;;
|
|
let _ARM_INS_ALIAS_CSDB = 647;;
|
|
let _ARM_INS_ALIAS_CLRBHB = 648;;
|
|
let _ARM_INS_ALIAS_PACBTI = 649;;
|
|
let _ARM_INS_ALIAS_BTI = 650;;
|
|
let _ARM_INS_ALIAS_PAC = 651;;
|
|
let _ARM_INS_ALIAS_AUT = 652;;
|
|
let _ARM_INS_ALIAS_SSBB = 653;;
|
|
let _ARM_INS_ALIAS_PSSBB = 654;;
|
|
let _ARM_INS_ALIAS_DFB = 655;;
|
|
let _ARM_INS_ALIAS_CSETM = 656;;
|
|
let _ARM_INS_ALIAS_CSET = 657;;
|
|
let _ARM_INS_ALIAS_CINC = 658;;
|
|
let _ARM_INS_ALIAS_CINV = 659;;
|
|
let _ARM_INS_ALIAS_CNEG = 660;;
|
|
let _ARM_INS_ALIAS_VMLAV = 661;;
|
|
let _ARM_INS_ALIAS_VMLAVA = 662;;
|
|
let _ARM_INS_ALIAS_VRMLALVH = 663;;
|
|
let _ARM_INS_ALIAS_VRMLALVHA = 664;;
|
|
let _ARM_INS_ALIAS_VMLALV = 665;;
|
|
let _ARM_INS_ALIAS_VMLALVA = 666;;
|
|
let _ARM_INS_ALIAS_VBIC = 667;;
|
|
let _ARM_INS_ALIAS_VEOR = 668;;
|
|
let _ARM_INS_ALIAS_VORN = 669;;
|
|
let _ARM_INS_ALIAS_VORR = 670;;
|
|
let _ARM_INS_ALIAS_VAND = 671;;
|
|
let _ARM_INS_ALIAS_VPSEL = 672;;
|
|
let _ARM_INS_ALIAS_ERET = 673;;
|
|
let _ARM_INS_ALIAS_ASR = 674;;
|
|
let _ARM_INS_ALIAS_LSL = 675;;
|
|
let _ARM_INS_ALIAS_LSR = 676;;
|
|
let _ARM_INS_ALIAS_ROR = 677;;
|
|
let _ARM_INS_ALIAS_RRX = 678;;
|
|
let _ARM_INS_ALIAS_UXTW = 679;;
|
|
let _ARM_INS_ALIAS_LDM = 680;;
|
|
let _ARM_INS_ALIAS_POP = 681;;
|
|
let _ARM_INS_ALIAS_PUSH = 682;;
|
|
let _ARM_INS_ALIAS_POPW = 683;;
|
|
let _ARM_INS_ALIAS_PUSHW = 684;;
|
|
let _ARM_INS_ALIAS_VPOP = 685;;
|
|
let _ARM_INS_ALIAS_VPUSH = 686;;
|
|
let _ARM_INS_ALIAS_END = 687;;
|
|
|
|
let _ARM_GRP_INVALID = 0;;
|
|
let _ARM_GRP_JUMP = 1;;
|
|
let _ARM_GRP_CALL = 2;;
|
|
let _ARM_GRP_RET = 3;;
|
|
let _ARM_GRP_INT = 4;;
|
|
let _ARM_GRP_PRIVILEGE = 6;;
|
|
let _ARM_GRP_BRANCH_RELATIVE = 7;;
|
|
let _ARM_FEATURE_HASV4T = 128;;
|
|
let _ARM_FEATURE_HASV5T = 129;;
|
|
let _ARM_FEATURE_HASV5TE = 130;;
|
|
let _ARM_FEATURE_HASV6 = 131;;
|
|
let _ARM_FEATURE_HASV6M = 132;;
|
|
let _ARM_FEATURE_HASV8MBASELINE = 133;;
|
|
let _ARM_FEATURE_HASV8MMAINLINE = 134;;
|
|
let _ARM_FEATURE_HASV8_1MMAINLINE = 135;;
|
|
let _ARM_FEATURE_HASMVEINT = 136;;
|
|
let _ARM_FEATURE_HASMVEFLOAT = 137;;
|
|
let _ARM_FEATURE_HASCDE = 138;;
|
|
let _ARM_FEATURE_HASFPREGS = 139;;
|
|
let _ARM_FEATURE_HASFPREGS16 = 140;;
|
|
let _ARM_FEATURE_HASNOFPREGS16 = 141;;
|
|
let _ARM_FEATURE_HASFPREGS64 = 142;;
|
|
let _ARM_FEATURE_HASFPREGSV8_1M = 143;;
|
|
let _ARM_FEATURE_HASV6T2 = 144;;
|
|
let _ARM_FEATURE_HASV6K = 145;;
|
|
let _ARM_FEATURE_HASV7 = 146;;
|
|
let _ARM_FEATURE_HASV8 = 147;;
|
|
let _ARM_FEATURE_PREV8 = 148;;
|
|
let _ARM_FEATURE_HASV8_1A = 149;;
|
|
let _ARM_FEATURE_HASV8_2A = 150;;
|
|
let _ARM_FEATURE_HASV8_3A = 151;;
|
|
let _ARM_FEATURE_HASV8_4A = 152;;
|
|
let _ARM_FEATURE_HASV8_5A = 153;;
|
|
let _ARM_FEATURE_HASV8_6A = 154;;
|
|
let _ARM_FEATURE_HASV8_7A = 155;;
|
|
let _ARM_FEATURE_HASVFP2 = 156;;
|
|
let _ARM_FEATURE_HASVFP3 = 157;;
|
|
let _ARM_FEATURE_HASVFP4 = 158;;
|
|
let _ARM_FEATURE_HASDPVFP = 159;;
|
|
let _ARM_FEATURE_HASFPARMV8 = 160;;
|
|
let _ARM_FEATURE_HASNEON = 161;;
|
|
let _ARM_FEATURE_HASSHA2 = 162;;
|
|
let _ARM_FEATURE_HASAES = 163;;
|
|
let _ARM_FEATURE_HASCRYPTO = 164;;
|
|
let _ARM_FEATURE_HASDOTPROD = 165;;
|
|
let _ARM_FEATURE_HASCRC = 166;;
|
|
let _ARM_FEATURE_HASRAS = 167;;
|
|
let _ARM_FEATURE_HASLOB = 168;;
|
|
let _ARM_FEATURE_HASPACBTI = 169;;
|
|
let _ARM_FEATURE_HASFP16 = 170;;
|
|
let _ARM_FEATURE_HASFULLFP16 = 171;;
|
|
let _ARM_FEATURE_HASFP16FML = 172;;
|
|
let _ARM_FEATURE_HASBF16 = 173;;
|
|
let _ARM_FEATURE_HASMATMULINT8 = 174;;
|
|
let _ARM_FEATURE_HASDIVIDEINTHUMB = 175;;
|
|
let _ARM_FEATURE_HASDIVIDEINARM = 176;;
|
|
let _ARM_FEATURE_HASDSP = 177;;
|
|
let _ARM_FEATURE_HASDB = 178;;
|
|
let _ARM_FEATURE_HASDFB = 179;;
|
|
let _ARM_FEATURE_HASV7CLREX = 180;;
|
|
let _ARM_FEATURE_HASACQUIRERELEASE = 181;;
|
|
let _ARM_FEATURE_HASMP = 182;;
|
|
let _ARM_FEATURE_HASVIRTUALIZATION = 183;;
|
|
let _ARM_FEATURE_HASTRUSTZONE = 184;;
|
|
let _ARM_FEATURE_HAS8MSECEXT = 185;;
|
|
let _ARM_FEATURE_ISTHUMB = 186;;
|
|
let _ARM_FEATURE_ISTHUMB2 = 187;;
|
|
let _ARM_FEATURE_ISMCLASS = 188;;
|
|
let _ARM_FEATURE_ISNOTMCLASS = 189;;
|
|
let _ARM_FEATURE_ISARM = 190;;
|
|
let _ARM_FEATURE_USENACLTRAP = 191;;
|
|
let _ARM_FEATURE_USENEGATIVEIMMEDIATES = 192;;
|
|
let _ARM_FEATURE_HASSB = 193;;
|
|
let _ARM_FEATURE_HASCLRBHB = 194;;
|
|
let _ARM_GRP_ENDING = 195;;
|
|
let _ARM_CC_EQ = _ARMCC_EQ;;
|
|
let _ARM_CC_NE = _ARMCC_NE;;
|
|
let _ARM_CC_HS = _ARMCC_HS;;
|
|
let _ARM_CC_LO = _ARMCC_LO;;
|
|
let _ARM_CC_MI = _ARMCC_MI;;
|
|
let _ARM_CC_PL = _ARMCC_PL;;
|
|
let _ARM_CC_VS = _ARMCC_VS;;
|
|
let _ARM_CC_VC = _ARMCC_VC;;
|
|
let _ARM_CC_HI = _ARMCC_HI;;
|
|
let _ARM_CC_LS = _ARMCC_LS;;
|
|
let _ARM_CC_GE = _ARMCC_GE;;
|
|
let _ARM_CC_LT = _ARMCC_LT;;
|
|
let _ARM_CC_GT = _ARMCC_GT;;
|
|
let _ARM_CC_LE = _ARMCC_LE;;
|
|
let _ARM_CC_AL = _ARMCC_AL;;
|
|
let _ARM_CC_INVALID = _ARMCC_Invalid;;
|