de6e324bdseparate emu thread10d3daf86Roms List improvements95d202f37Let's make the rom list process on a separate thread so the emulator doesnt take ages to load.fc306967fWow the ROM Header was just completely busted. Game list view works nowbad1691eefuck this shit2b59e5f46game list in progressd26417b83remappable inputs in progressac4af8106inpute72abc240update readme430139dc9Qt6 frontend3080d4d45Fix this small bug too08cd13b85Cop0 unused functions do not actually pose a threat (as per manual). They don't do anything, so shall we.61bb4fb44make idle loop detection a little more specific with where the load goesb037de4c3SAZDFsdff12e81e73eneed to figure out why n64-systemtest loops indefinitely at some address that appears to be valid (i think it's me not invalidating the cache properly)204f0e13bidle skipping seems to work!cb8bb634asdkfjlasdf58e5c89c1Fix compilation issue on my machine (no idea)24fb2898eattempting more serious idle skipping214719577Place rsp.Step inside cached interpreter. Gains about 3 more fpsbb97dcc23mmmmm920b77d38wjkhasdfjhkasdf430ccdab4it's a start...4f42a673aCached interpreter plays Mario 64. Start looking into RSP as wellc9a030787idle skipping works!5fbda03cenew idea366637abaIdle skipping... maybe?609fa2fb0Cache instructions implemented but broken lmao. Commented out for nowe140a6d12- Stop using inheritance for CPU, instead use composition. - Introduce KAIZEN_JIT_ENABLED optional define instead of relying on __aarch64__ and the like. - More cache work68e613057prep cache impl811b4d809fix clang formatfda755f7didkd5024ebbfsmall MI refactor in preparation of (eventually) implementing the RDRAM interface properly694b45341Merge commit '206dcdedf195fb320913584180edb12c7731e396' as 'external/SDL'206dcdedfSquashed 'external/SDL/' content from commit 4d17b99d0a4d16e1cb4need to update sdl848b19920Fix compilation errordb61b5299Merge commit 'e94a94559f28e49678fbcf72199a5258137b0fe9' as 'external/imgui'e94a94559Squashed 'external/imgui/' content from commit 02e9b8cac52edb3757need to update imguic1a705e86Emulate weird JALR behaviour4b4c32f4bFix exception for "unusable COP1" in 4 instructions i missed accidentally (again)df5828142Bug putting 0s in the log everywheref8b580048Make isviewer a sink to file8241e9735Fix exception for "unusable COP1" in 4 instructions i missed accidentallyb29715f20small changesd9a620bc1make use of my new small utility library0d1aa938eAdd 'external/ircolib/' from commit 'ce3cd726c8df8388d554abf8bb55d55020eb4450'e64eb40b3Fuck git git-subtree-dir: external/ircolib git-subtree-split:de6e324bde
147 lines
7.2 KiB
C#
147 lines
7.2 KiB
C#
# CS_ARCH_AARCH64, None, None
|
|
# This regression test file is new. The option flags could not be determined.
|
|
# LLVM uses the following mattr = ['mattr=+d128,+tlb-rmi,+xs']
|
|
0x01 0x20 0x48 0xd5 == sysp #0, c2, c0, #0, x1, x2
|
|
0x03 0x20 0x48 0xd5 == sysp #0, c2, c0, #0, x3, x4
|
|
0x05 0x20 0x48 0xd5 == sysp #0, c2, c0, #0, x5, x6
|
|
0x07 0x20 0x48 0xd5 == sysp #0, c2, c0, #0, x7, x8
|
|
0x09 0x20 0x48 0xd5 == sysp #0, c2, c0, #0, x9, x10
|
|
0x0b 0x20 0x48 0xd5 == sysp #0, c2, c0, #0, x11, x12
|
|
0x0d 0x20 0x48 0xd5 == sysp #0, c2, c0, #0, x13, x14
|
|
0x0f 0x20 0x48 0xd5 == sysp #0, c2, c0, #0, x15, x16
|
|
0x11 0x20 0x48 0xd5 == sysp #0, c2, c0, #0, x17, x18
|
|
0x13 0x20 0x48 0xd5 == sysp #0, c2, c0, #0, x19, x20
|
|
0x15 0x20 0x48 0xd5 == sysp #0, c2, c0, #0, x21, x22
|
|
0x17 0x20 0x48 0xd5 == sysp #0, c2, c0, #0, x23, x24
|
|
0x19 0x20 0x48 0xd5 == sysp #0, c2, c0, #0, x25, x26
|
|
0x1b 0x20 0x48 0xd5 == sysp #0, c2, c0, #0, x27, x28
|
|
0x1d 0x20 0x48 0xd5 == sysp #0, c2, c0, #0, x29, x30
|
|
0x24 0x80 0x4c 0xd5 == tlbip ipas2e1is, x4, x5
|
|
0x24 0x90 0x4c 0xd5 == tlbip ipas2e1isnxs, x4, x5
|
|
0x24 0x84 0x4c 0xd5 == tlbip ipas2e1, x4, x5
|
|
0x24 0x94 0x4c 0xd5 == tlbip ipas2e1nxs, x4, x5
|
|
0x04 0x84 0x4c 0xd5 == tlbip ipas2e1os, x4, x5
|
|
0x04 0x94 0x4c 0xd5 == tlbip ipas2e1osnxs, x4, x5
|
|
0xa4 0x84 0x4c 0xd5 == tlbip ipas2le1, x4, x5
|
|
0xa4 0x94 0x4c 0xd5 == tlbip ipas2le1nxs, x4, x5
|
|
0xa4 0x80 0x4c 0xd5 == tlbip ipas2le1is, x4, x5
|
|
0xa4 0x90 0x4c 0xd5 == tlbip ipas2le1isnxs, x4, x5
|
|
0x84 0x84 0x4c 0xd5 == tlbip ipas2le1os, x4, x5
|
|
0x84 0x94 0x4c 0xd5 == tlbip ipas2le1osnxs, x4, x5
|
|
0x28 0x83 0x48 0xd5 == tlbip vae1is, x8, x9
|
|
0x28 0x93 0x48 0xd5 == tlbip vae1isnxs, x8, x9
|
|
0x28 0x87 0x48 0xd5 == tlbip vae1, x8, x9
|
|
0x28 0x97 0x48 0xd5 == tlbip vae1nxs, x8, x9
|
|
0x28 0x83 0x48 0xd5 == tlbip vae1is, x8, x9
|
|
0x28 0x93 0x48 0xd5 == tlbip vae1isnxs, x8, x9
|
|
0x28 0x81 0x48 0xd5 == tlbip vae1os, x8, x9
|
|
0x28 0x91 0x48 0xd5 == tlbip vae1osnxs, x8, x9
|
|
0xa8 0x87 0x48 0xd5 == tlbip vale1, x8, x9
|
|
0xa8 0x97 0x48 0xd5 == tlbip vale1nxs, x8, x9
|
|
0xa8 0x83 0x48 0xd5 == tlbip vale1is, x8, x9
|
|
0xa8 0x93 0x48 0xd5 == tlbip vale1isnxs, x8, x9
|
|
0xa8 0x81 0x48 0xd5 == tlbip vale1os, x8, x9
|
|
0xa8 0x91 0x48 0xd5 == tlbip vale1osnxs, x8, x9
|
|
0x68 0x87 0x48 0xd5 == tlbip vaae1, x8, x9
|
|
0x68 0x97 0x48 0xd5 == tlbip vaae1nxs, x8, x9
|
|
0x68 0x83 0x48 0xd5 == tlbip vaae1is, x8, x9
|
|
0x68 0x93 0x48 0xd5 == tlbip vaae1isnxs, x8, x9
|
|
0x68 0x81 0x48 0xd5 == tlbip vaae1os, x8, x9
|
|
0x68 0x91 0x48 0xd5 == tlbip vaae1osnxs, x8, x9
|
|
0xe8 0x87 0x48 0xd5 == tlbip vaale1, x8, x9
|
|
0xe8 0x97 0x48 0xd5 == tlbip vaale1nxs, x8, x9
|
|
0xe8 0x83 0x48 0xd5 == tlbip vaale1is, x8, x9
|
|
0xe8 0x93 0x48 0xd5 == tlbip vaale1isnxs, x8, x9
|
|
0xe8 0x81 0x48 0xd5 == tlbip vaale1os, x8, x9
|
|
0xe8 0x91 0x48 0xd5 == tlbip vaale1osnxs, x8, x9
|
|
0x2e 0x87 0x4c 0xd5 == tlbip vae2, x14, x15
|
|
0x2e 0x97 0x4c 0xd5 == tlbip vae2nxs, x14, x15
|
|
0x2e 0x83 0x4c 0xd5 == tlbip vae2is, x14, x15
|
|
0x2e 0x93 0x4c 0xd5 == tlbip vae2isnxs, x14, x15
|
|
0x2e 0x81 0x4c 0xd5 == tlbip vae2os, x14, x15
|
|
0x2e 0x91 0x4c 0xd5 == tlbip vae2osnxs, x14, x15
|
|
0xae 0x87 0x4c 0xd5 == tlbip vale2, x14, x15
|
|
0xae 0x97 0x4c 0xd5 == tlbip vale2nxs, x14, x15
|
|
0xae 0x83 0x4c 0xd5 == tlbip vale2is, x14, x15
|
|
0xae 0x93 0x4c 0xd5 == tlbip vale2isnxs, x14, x15
|
|
0xae 0x81 0x4c 0xd5 == tlbip vale2os, x14, x15
|
|
0xae 0x91 0x4c 0xd5 == tlbip vale2osnxs, x14, x15
|
|
0x38 0x87 0x4e 0xd5 == tlbip vae3, x24, x25
|
|
0x38 0x97 0x4e 0xd5 == tlbip vae3nxs, x24, x25
|
|
0x38 0x83 0x4e 0xd5 == tlbip vae3is, x24, x25
|
|
0x38 0x93 0x4e 0xd5 == tlbip vae3isnxs, x24, x25
|
|
0x38 0x81 0x4e 0xd5 == tlbip vae3os, x24, x25
|
|
0x38 0x91 0x4e 0xd5 == tlbip vae3osnxs, x24, x25
|
|
0xb8 0x87 0x4e 0xd5 == tlbip vale3, x24, x25
|
|
0xb8 0x97 0x4e 0xd5 == tlbip vale3nxs, x24, x25
|
|
0xb8 0x83 0x4e 0xd5 == tlbip vale3is, x24, x25
|
|
0xb8 0x93 0x4e 0xd5 == tlbip vale3isnxs, x24, x25
|
|
0xb8 0x81 0x4e 0xd5 == tlbip vale3os, x24, x25
|
|
0xb8 0x91 0x4e 0xd5 == tlbip vale3osnxs, x24, x25
|
|
0x32 0x86 0x48 0xd5 == tlbip rvae1, x18, x19
|
|
0x32 0x96 0x48 0xd5 == tlbip rvae1nxs, x18, x19
|
|
0x32 0x86 0x48 0xd5 == tlbip rvae1, x18, x19
|
|
0x32 0x96 0x48 0xd5 == tlbip rvae1nxs, x18, x19
|
|
0x32 0x82 0x48 0xd5 == tlbip rvae1is, x18, x19
|
|
0x32 0x92 0x48 0xd5 == tlbip rvae1isnxs, x18, x19
|
|
0x32 0x85 0x48 0xd5 == tlbip rvae1os, x18, x19
|
|
0x32 0x95 0x48 0xd5 == tlbip rvae1osnxs, x18, x19
|
|
0x72 0x86 0x48 0xd5 == tlbip rvaae1, x18, x19
|
|
0x72 0x96 0x48 0xd5 == tlbip rvaae1nxs, x18, x19
|
|
0x72 0x82 0x48 0xd5 == tlbip rvaae1is, x18, x19
|
|
0x72 0x92 0x48 0xd5 == tlbip rvaae1isnxs, x18, x19
|
|
0x72 0x85 0x48 0xd5 == tlbip rvaae1os, x18, x19
|
|
0x72 0x95 0x48 0xd5 == tlbip rvaae1osnxs, x18, x19
|
|
0xb2 0x86 0x48 0xd5 == tlbip rvale1, x18, x19
|
|
0xb2 0x96 0x48 0xd5 == tlbip rvale1nxs, x18, x19
|
|
0xb2 0x82 0x48 0xd5 == tlbip rvale1is, x18, x19
|
|
0xb2 0x92 0x48 0xd5 == tlbip rvale1isnxs, x18, x19
|
|
0xb2 0x85 0x48 0xd5 == tlbip rvale1os, x18, x19
|
|
0xb2 0x95 0x48 0xd5 == tlbip rvale1osnxs, x18, x19
|
|
0xf2 0x86 0x48 0xd5 == tlbip rvaale1, x18, x19
|
|
0xf2 0x96 0x48 0xd5 == tlbip rvaale1nxs, x18, x19
|
|
0xf2 0x82 0x48 0xd5 == tlbip rvaale1is, x18, x19
|
|
0xf2 0x92 0x48 0xd5 == tlbip rvaale1isnxs, x18, x19
|
|
0xf2 0x85 0x48 0xd5 == tlbip rvaale1os, x18, x19
|
|
0xf2 0x95 0x48 0xd5 == tlbip rvaale1osnxs, x18, x19
|
|
0x3c 0x86 0x4c 0xd5 == tlbip rvae2, x28, x29
|
|
0x3c 0x96 0x4c 0xd5 == tlbip rvae2nxs, x28, x29
|
|
0x3c 0x82 0x4c 0xd5 == tlbip rvae2is, x28, x29
|
|
0x3c 0x92 0x4c 0xd5 == tlbip rvae2isnxs, x28, x29
|
|
0x3c 0x85 0x4c 0xd5 == tlbip rvae2os, x28, x29
|
|
0x3c 0x95 0x4c 0xd5 == tlbip rvae2osnxs, x28, x29
|
|
0xbc 0x86 0x4c 0xd5 == tlbip rvale2, x28, x29
|
|
0xbc 0x96 0x4c 0xd5 == tlbip rvale2nxs, x28, x29
|
|
0xbc 0x82 0x4c 0xd5 == tlbip rvale2is, x28, x29
|
|
0xbc 0x92 0x4c 0xd5 == tlbip rvale2isnxs, x28, x29
|
|
0xbc 0x85 0x4c 0xd5 == tlbip rvale2os, x28, x29
|
|
0xbc 0x95 0x4c 0xd5 == tlbip rvale2osnxs, x28, x29
|
|
0x2a 0x86 0x4e 0xd5 == tlbip rvae3, x10, x11
|
|
0x2a 0x96 0x4e 0xd5 == tlbip rvae3nxs, x10, x11
|
|
0x2a 0x82 0x4e 0xd5 == tlbip rvae3is, x10, x11
|
|
0x2a 0x92 0x4e 0xd5 == tlbip rvae3isnxs, x10, x11
|
|
0x2a 0x85 0x4e 0xd5 == tlbip rvae3os, x10, x11
|
|
0x2a 0x95 0x4e 0xd5 == tlbip rvae3osnxs, x10, x11
|
|
0xaa 0x86 0x4e 0xd5 == tlbip rvale3, x10, x11
|
|
0xaa 0x96 0x4e 0xd5 == tlbip rvale3nxs, x10, x11
|
|
0xaa 0x82 0x4e 0xd5 == tlbip rvale3is, x10, x11
|
|
0xaa 0x92 0x4e 0xd5 == tlbip rvale3isnxs, x10, x11
|
|
0xaa 0x85 0x4e 0xd5 == tlbip rvale3os, x10, x11
|
|
0xaa 0x95 0x4e 0xd5 == tlbip rvale3osnxs, x10, x11
|
|
0x54 0x80 0x4c 0xd5 == tlbip ripas2e1is, x20, x21
|
|
0x54 0x90 0x4c 0xd5 == tlbip ripas2e1isnxs, x20, x21
|
|
0x54 0x84 0x4c 0xd5 == tlbip ripas2e1, x20, x21
|
|
0x54 0x94 0x4c 0xd5 == tlbip ripas2e1nxs, x20, x21
|
|
0x54 0x80 0x4c 0xd5 == tlbip ripas2e1is, x20, x21
|
|
0x54 0x90 0x4c 0xd5 == tlbip ripas2e1isnxs, x20, x21
|
|
0x74 0x84 0x4c 0xd5 == tlbip ripas2e1os, x20, x21
|
|
0x74 0x94 0x4c 0xd5 == tlbip ripas2e1osnxs, x20, x21
|
|
0xd4 0x84 0x4c 0xd5 == tlbip ripas2le1, x20, x21
|
|
0xd4 0x94 0x4c 0xd5 == tlbip ripas2le1nxs, x20, x21
|
|
0xd4 0x80 0x4c 0xd5 == tlbip ripas2le1is, x20, x21
|
|
0xd4 0x90 0x4c 0xd5 == tlbip ripas2le1isnxs, x20, x21
|
|
0xf4 0x84 0x4c 0xd5 == tlbip ripas2le1os, x20, x21
|
|
0xf4 0x94 0x4c 0xd5 == tlbip ripas2le1osnxs, x20, x21
|
|
0xff 0x84 0x4c 0xd5 == tlbip ripas2le1os, xzr, xzr
|
|
0xff 0x94 0x4c 0xd5 == tlbip ripas2le1osnxs, xzr, xzr
|