SimoZ64
|
b4c5c7a3e4
|
Compiles!
|
2025-05-05 22:15:45 +02:00 |
|
SimoZ64
|
730f5bed24
|
more wrappers and helpers!
|
2025-04-29 22:40:07 +02:00 |
|
SimoZ64
|
b319255178
|
more work towards a clean code
|
2025-04-28 23:51:34 +02:00 |
|
SimoZ64
|
f57e15f4de
|
lay down basic imgui wrappers/helpers
|
2025-04-28 21:22:27 +02:00 |
|
SimoZ64
|
3f14a99ea0
|
skjadfahasdf
|
2025-04-28 15:53:47 +02:00 |
|
SimoZ64
|
0cb479dda8
|
comment out bunch of qt things
|
2025-04-16 15:20:12 +02:00 |
|
SimoZ64
|
a27ccf87d8
|
Basic initial work to replace Qt
|
2025-04-15 22:11:52 +02:00 |
|
SimoZ64
|
3ab403b8bd
|
add cflags
|
2025-04-15 14:09:43 +02:00 |
|
SimoZ64
|
152cdb0197
|
start
|
2025-04-15 09:33:30 +02:00 |
|
SimoZ64
|
541eb8b772
|
Fix SIMD defines not being defined...
|
2025-04-14 20:30:31 +02:00 |
|
SimoZ64
|
95bf6d292b
|
[JIT]: Fix compilation
|
2025-02-26 10:40:27 +01:00 |
|
SimoneN64
|
7d27351609
|
[Apple Arm] Disable JIT stuff under ARM64 for now
|
2025-02-09 20:53:17 +01:00 |
|
SimoneN64
|
921956268e
|
[Apple Arm] fix remaining issues. Now to figure out how to handle the JIT situation...
|
2025-02-09 20:38:25 +01:00 |
|
SimoneN64
|
e57edb6a9a
|
[Apple Arm] introduce sse2neon
|
2025-02-07 19:32:13 +01:00 |
|
SimoneN64
|
38057b77d5
|
start support for MacOS
|
2025-02-06 23:42:57 +01:00 |
|
Simone Coco
|
3b06950ba3
|
[JIT]: Introduce pipeline simulation like in the interpreter (still borked)
|
2025-01-29 13:29:42 +01:00 |
|
SimoneN64
|
bb498e599e
|
[JIT]: Registers::Write<bool> handler for Xbyak register write op
|
2025-01-28 00:35:15 +01:00 |
|
SimoneN64
|
7ddce3b909
|
[JIT]: Properly reset
|
2025-01-28 00:34:53 +01:00 |
|
SimoneN64
|
178029b4f2
|
[JIT]: Non-constant SLT
|
2025-01-28 00:34:45 +01:00 |
|
SimoneN64
|
009dd1458d
|
[JIT]: Stupid mov bug + start debugging with capstone
|
2025-01-28 00:12:01 +01:00 |
|
SimoneN64
|
d4ad92a67d
|
[JIT]: Fix argument bug in LW
|
2025-01-23 23:40:05 +01:00 |
|
SimoneN64
|
a1a19e72cd
|
[JIT]: Implement LHU
|
2025-01-23 23:39:53 +01:00 |
|
SimoneN64
|
ee75eb10cf
|
[JIT]: Minor change
|
2025-01-23 23:39:24 +01:00 |
|
SimoneN64
|
7c502b3d6b
|
[GUI]: Comment out debugger for now
|
2025-01-23 23:39:07 +01:00 |
|
Simone Coco
|
f27780a16e
|
[JIT]: Respect Microsoft calling convention too
|
2025-01-23 14:23:27 +01:00 |
|
SimoneN64
|
0d4e8d0e89
|
[JIT]: Stuck in a loop right now, but implemented more instructions and fixed constant branches not actually restoring the program counter if they are not taken
|
2025-01-23 00:11:18 +01:00 |
|
Simone
|
8c70a17c72
|
[JIT]: Implement non-constant dadd, daddu, daddi and daddiu
|
2025-01-22 15:02:59 +01:00 |
|
Simone
|
9c78d71a29
|
[JIT]: Remove redundant register write logic for constant propagation (i.e. if we're writing a simple variable, it's always constant)
|
2025-01-22 11:33:04 +01:00 |
|
Simone
|
0c0e857a6c
|
[JIT]: Constant propagation doesn't need 2 layers + fix JUMP
|
2025-01-22 10:42:35 +01:00 |
|
SimoneN64
|
043e20c517
|
[JIT]: Finally executing out of bootcode!
|
2025-01-21 22:32:24 +01:00 |
|
SimoneN64
|
f67f968f91
|
[JIT]: First compiled block! Figure out why scheduling an event from the emitted code makes the underlying queue point to 0x0...
|
2025-01-20 22:27:18 +01:00 |
|
SimoneN64
|
e065558147
|
[JIT]: Simplify register accesses, implement more instructions, rework some branching logic
|
2025-01-15 00:37:29 +01:00 |
|
Simone
|
23ddc0b9f7
|
[JIT]: Specialize register write handlers
|
2025-01-14 17:21:04 +01:00 |
|
Simone
|
81eca58130
|
[JIT]: More branches. Only left are the "and link" variants
|
2025-01-14 11:48:28 +01:00 |
|
SimoneN64
|
b528b1ef8c
|
Buncha instructions for JIT
|
2025-01-12 23:45:27 +01:00 |
|
SimoneN64
|
536fbddf95
|
Some restructuring
|
2025-01-12 23:45:18 +01:00 |
|
SimoneN64
|
8210f37335
|
Fix capstone dependency
|
2025-01-07 19:50:22 +01:00 |
|
SimoneN64
|
200f6c4515
|
More progress on JIT constant instructions implementations
|
2025-01-06 22:03:39 +01:00 |
|
SimoneN64
|
7d18f2386a
|
Implement FPS counting
|
2024-12-25 21:28:34 +01:00 |
|
SimoneN64
|
8fdf94fd97
|
Introduce FPS counter on the bottom right
|
2024-10-21 20:48:52 +02:00 |
|
SimoneN64
|
cf5b1def4f
|
Undo TLB caching + minor improvements
|
2024-10-15 21:05:33 +02:00 |
|
SimoneN64
|
a0d46ca24e
|
Cached TLB entries
|
2024-10-15 10:56:47 +02:00 |
|
SimoneN64
|
57fd6a9af8
|
Minor nitpicks and smaller perf improvements (barely noticeable)
|
2024-10-14 23:25:09 +02:00 |
|
SimoneN64
|
d2c37d373e
|
Fix weird linking error. tbh it didn't need to be parallelized
|
2024-10-14 19:03:57 +02:00 |
|
SimoneN64
|
617a82abff
|
Use bit_cast instead of memcpy/reinterpret_cast where applicable
|
2024-10-14 17:01:58 +02:00 |
|
SimoneN64
|
b6f795a4df
|
More work for remappable controllers
|
2024-09-28 14:54:24 +02:00 |
|
SimoneN64
|
8e78102794
|
FPU wasn't using SIMD. Oops
Fix identation
|
2024-09-28 14:49:47 +02:00 |
|
SimoneN64
|
d0048e1eb0
|
Groundwork for remappable controllers
|
2024-09-26 12:02:12 +02:00 |
|
SimoneN64
|
19ee657de8
|
Fix minor warning
|
2024-09-26 12:01:24 +02:00 |
|
SimoneN64
|
85620b2cb8
|
Fix minor warnings and nitpicks
|
2024-09-26 11:55:20 +02:00 |
|