00cc9309cb
de6e324bdseparate emu thread10d3daf86Roms List improvements95d202f37Let's make the rom list process on a separate thread so the emulator doesnt take ages to load.fc306967fWow the ROM Header was just completely busted. Game list view works nowbad1691eefuck this shit2b59e5f46game list in progressd26417b83remappable inputs in progressac4af8106inpute72abc240update readme430139dc9Qt6 frontend3080d4d45Fix this small bug too08cd13b85Cop0 unused functions do not actually pose a threat (as per manual). They don't do anything, so shall we.61bb4fb44make idle loop detection a little more specific with where the load goesb037de4c3SAZDFsdff12e81e73eneed to figure out why n64-systemtest loops indefinitely at some address that appears to be valid (i think it's me not invalidating the cache properly)204f0e13bidle skipping seems to work!cb8bb634asdkfjlasdf58e5c89c1Fix compilation issue on my machine (no idea)24fb2898eattempting more serious idle skipping214719577Place rsp.Step inside cached interpreter. Gains about 3 more fpsbb97dcc23mmmmm920b77d38wjkhasdfjhkasdf430ccdab4it's a start...4f42a673aCached interpreter plays Mario 64. Start looking into RSP as wellc9a030787idle skipping works!5fbda03cenew idea366637abaIdle skipping... maybe?609fa2fb0Cache instructions implemented but broken lmao. Commented out for nowe140a6d12- Stop using inheritance for CPU, instead use composition. - Introduce KAIZEN_JIT_ENABLED optional define instead of relying on __aarch64__ and the like. - More cache work68e613057prep cache impl811b4d809fix clang formatfda755f7didkd5024ebbfsmall MI refactor in preparation of (eventually) implementing the RDRAM interface properly694b45341Merge commit '206dcdedf195fb320913584180edb12c7731e396' as 'external/SDL'206dcdedfSquashed 'external/SDL/' content from commit 4d17b99d0a4d16e1cb4need to update sdl848b19920Fix compilation errordb61b5299Merge commit 'e94a94559f28e49678fbcf72199a5258137b0fe9' as 'external/imgui'e94a94559Squashed 'external/imgui/' content from commit 02e9b8cac52edb3757need to update imguic1a705e86Emulate weird JALR behaviour4b4c32f4bFix exception for "unusable COP1" in 4 instructions i missed accidentally (again)df5828142Bug putting 0s in the log everywheref8b580048Make isviewer a sink to file8241e9735Fix exception for "unusable COP1" in 4 instructions i missed accidentallyb29715f20small changesd9a620bc1make use of my new small utility library0d1aa938eAdd 'external/ircolib/' from commit 'ce3cd726c8df8388d554abf8bb55d55020eb4450'e64eb40b3Fuck git git-subtree-dir: external/ircolib git-subtree-split:de6e324bde
268 lines
8.0 KiB
C
268 lines
8.0 KiB
C
/* Capstone Disassembly Engine */
|
|
/* By Rot127 <unisono@quyllur.org>, 2023 */
|
|
|
|
#include "MCInstPrinter.h"
|
|
#include "cs_priv.h"
|
|
#include <capstone/platform.h>
|
|
|
|
extern bool ARM_getFeatureBits(unsigned int mode, unsigned int feature);
|
|
extern bool PPC_getFeatureBits(unsigned int mode, unsigned int feature);
|
|
extern bool Mips_getFeatureBits(unsigned int mode, unsigned int feature);
|
|
extern bool AArch64_getFeatureBits(unsigned int mode, unsigned int feature);
|
|
extern bool TriCore_getFeatureBits(unsigned int mode, unsigned int feature);
|
|
extern bool Sparc_getFeatureBits(unsigned int mode, unsigned int feature);
|
|
|
|
static bool testFeatureBits(const MCInst *MI, uint32_t Value)
|
|
{
|
|
assert(MI && MI->csh);
|
|
switch (MI->csh->arch) {
|
|
default:
|
|
assert(0 && "Not implemented for current arch.");
|
|
return false;
|
|
#ifdef CAPSTONE_HAS_ARM
|
|
case CS_ARCH_ARM:
|
|
return ARM_getFeatureBits(MI->csh->mode, Value);
|
|
#endif
|
|
#ifdef CAPSTONE_HAS_POWERPC
|
|
case CS_ARCH_PPC:
|
|
return PPC_getFeatureBits(MI->csh->mode, Value);
|
|
#endif
|
|
#ifdef CAPSTONE_HAS_MIPS
|
|
case CS_ARCH_MIPS:
|
|
return Mips_getFeatureBits(MI->csh->mode, Value);
|
|
#endif
|
|
#ifdef CAPSTONE_HAS_AARCH64
|
|
case CS_ARCH_AARCH64:
|
|
return AArch64_getFeatureBits(MI->csh->mode, Value);
|
|
#endif
|
|
#ifdef CAPSTONE_HAS_TRICORE
|
|
case CS_ARCH_TRICORE:
|
|
return TriCore_getFeatureBits(MI->csh->mode, Value);
|
|
#endif
|
|
#ifdef CAPSTONE_HAS_SPARC
|
|
case CS_ARCH_SPARC:
|
|
return Sparc_getFeatureBits(MI->csh->mode, Value);
|
|
#endif
|
|
}
|
|
}
|
|
|
|
static bool matchAliasCondition(MCInst *MI, const MCRegisterInfo *MRI,
|
|
unsigned *OpIdx, const AliasMatchingData *M,
|
|
const AliasPatternCond *C,
|
|
bool *OrPredicateResult)
|
|
{
|
|
// Feature tests are special, they don't consume operands.
|
|
if (C->Kind == AliasPatternCond_K_Feature)
|
|
return testFeatureBits(MI, C->Value);
|
|
if (C->Kind == AliasPatternCond_K_NegFeature)
|
|
return !testFeatureBits(MI, C->Value);
|
|
// For feature tests where just one feature is required in a list, set the
|
|
// predicate result bit to whether the expression will return true, and only
|
|
// return the real result at the end of list marker.
|
|
if (C->Kind == AliasPatternCond_K_OrFeature) {
|
|
*OrPredicateResult |= testFeatureBits(MI, C->Value);
|
|
return true;
|
|
}
|
|
if (C->Kind == AliasPatternCond_K_OrNegFeature) {
|
|
*OrPredicateResult |= !(testFeatureBits(MI, C->Value));
|
|
return true;
|
|
}
|
|
if (C->Kind == AliasPatternCond_K_EndOrFeatures) {
|
|
bool Res = *OrPredicateResult;
|
|
*OrPredicateResult = false;
|
|
return Res;
|
|
}
|
|
|
|
// Get and consume an operand.
|
|
MCOperand *Opnd = MCInst_getOperand(MI, *OpIdx);
|
|
++(*OpIdx);
|
|
|
|
// Check the specific condition for the operand.
|
|
switch (C->Kind) {
|
|
default:
|
|
assert(0 && "invalid kind");
|
|
case AliasPatternCond_K_Imm:
|
|
// Operand must be a specific immediate.
|
|
return MCOperand_isImm(Opnd) &&
|
|
MCOperand_getImm(Opnd) == (int32_t)C->Value;
|
|
case AliasPatternCond_K_Reg:
|
|
// Operand must be a specific register.
|
|
return MCOperand_isReg(Opnd) && MCOperand_getReg(Opnd) == C->Value;
|
|
case AliasPatternCond_K_TiedReg:
|
|
// Operand must match the register of another operand.
|
|
return MCOperand_isReg(Opnd) &&
|
|
MCOperand_getReg(Opnd) ==
|
|
MCOperand_getReg(MCInst_getOperand(MI, C->Value));
|
|
case AliasPatternCond_K_RegClass:
|
|
// Operand must be a register in this class. Value is a register class
|
|
// id.
|
|
return MCOperand_isReg(Opnd) &&
|
|
MCRegisterClass_contains(
|
|
MCRegisterInfo_getRegClass(MRI, C->Value),
|
|
MCOperand_getReg(Opnd));
|
|
case AliasPatternCond_K_Custom:
|
|
// Operand must match some custom criteria.
|
|
assert(M->ValidateMCOperand && "A custom validator should be set but isn't.");
|
|
return M->ValidateMCOperand(Opnd, C->Value);
|
|
case AliasPatternCond_K_Ignore:
|
|
// Operand can be anything.
|
|
return true;
|
|
case AliasPatternCond_K_Feature:
|
|
case AliasPatternCond_K_NegFeature:
|
|
case AliasPatternCond_K_OrFeature:
|
|
case AliasPatternCond_K_OrNegFeature:
|
|
case AliasPatternCond_K_EndOrFeatures:
|
|
assert(0 && "handled earlier");
|
|
}
|
|
return false;
|
|
}
|
|
|
|
/// Check if PatternsForOpcode is all zero.
|
|
static inline bool validOpToPatter(const PatternsForOpcode *P)
|
|
{
|
|
return !(P->Opcode == 0 && P->PatternStart == 0 && P->NumPatterns == 0);
|
|
}
|
|
|
|
const char *matchAliasPatterns(MCInst *MI, const AliasMatchingData *M)
|
|
{
|
|
// TODO Rewrite to C
|
|
|
|
// auto It = lower_bound(M.OpToPatterns, MI->getOpcode(),
|
|
// [](const PatternsForOpcode &L, unsigned Opcode) {
|
|
// return L.Opcode < Opcode;
|
|
// });
|
|
// if (It == M.OpToPatterns.end() || It->Opcode != MI->getOpcode())
|
|
// return nullptr;
|
|
|
|
// Binary search by opcode. Return false if there are no aliases for this
|
|
// opcode.
|
|
unsigned MIOpcode = MI->Opcode;
|
|
size_t i = 0;
|
|
uint32_t PatternOpcode = M->OpToPatterns[i].Opcode;
|
|
while (PatternOpcode < MIOpcode && validOpToPatter(&M->OpToPatterns[i]))
|
|
PatternOpcode = M->OpToPatterns[++i].Opcode;
|
|
if (PatternOpcode != MI->Opcode || !validOpToPatter(&M->OpToPatterns[i]))
|
|
return NULL;
|
|
|
|
// // Try all patterns for this opcode.
|
|
uint32_t AsmStrOffset = ~0U;
|
|
const AliasPattern *Patterns = M->Patterns + M->OpToPatterns[i].PatternStart;
|
|
for (const AliasPattern *P = Patterns;
|
|
P != Patterns + M->OpToPatterns[i].NumPatterns; ++P) {
|
|
// Check operand count first.
|
|
if (MCInst_getNumOperands(MI) != P->NumOperands)
|
|
return NULL;
|
|
|
|
// Test all conditions for this pattern.
|
|
const AliasPatternCond *Conds = M->PatternConds + P->AliasCondStart;
|
|
unsigned OpIdx = 0;
|
|
bool OrPredicateResult = false;
|
|
bool allMatch = true;
|
|
for (const AliasPatternCond *C = Conds; C != Conds + P->NumConds; ++C) {
|
|
if (!matchAliasCondition(MI, MI->MRI, &OpIdx, M, C, &OrPredicateResult)) {
|
|
allMatch = false;
|
|
break;
|
|
}
|
|
}
|
|
if (allMatch) {
|
|
AsmStrOffset = P->AsmStrOffset;
|
|
break;
|
|
}
|
|
}
|
|
// If no alias matched, don't print an alias.
|
|
if (AsmStrOffset == ~0U)
|
|
return NULL;
|
|
|
|
// Go to offset AsmStrOffset and use the null terminated string there. The
|
|
// offset should point to the beginning of an alias string, so it should
|
|
// either be zero or be preceded by a null byte.
|
|
return M->AsmStrings + AsmStrOffset;
|
|
}
|
|
|
|
// TODO Add functionality to toggle the flag.
|
|
bool getUseMarkup(void) { return false; }
|
|
|
|
/// Utility functions to make adding mark ups simpler.
|
|
const char *markup(const char *s)
|
|
{
|
|
static const char *no_markup = "";
|
|
if (getUseMarkup())
|
|
return s;
|
|
else
|
|
return no_markup;
|
|
}
|
|
|
|
// binary search for encoding in IndexType array
|
|
// return -1 if not found, or index if found
|
|
unsigned int binsearch_IndexTypeEncoding(const struct IndexType *index, size_t size, uint16_t encoding)
|
|
{
|
|
// binary searching since the index is sorted in encoding order
|
|
size_t left, right, m;
|
|
|
|
right = size - 1;
|
|
|
|
if (encoding < index[0].encoding || encoding > index[right].encoding)
|
|
// not found
|
|
return -1;
|
|
|
|
left = 0;
|
|
|
|
while(left <= right) {
|
|
m = (left + right) / 2;
|
|
if (encoding == index[m].encoding) {
|
|
// LLVM actually uses lower_bound for the index table search
|
|
// Here we need to check if a previous entry is of the same encoding
|
|
// and return the first one.
|
|
while (m > 0 && encoding == index[m - 1].encoding)
|
|
--m;
|
|
return m;
|
|
}
|
|
|
|
if (encoding < index[m].encoding)
|
|
right = m - 1;
|
|
else
|
|
left = m + 1;
|
|
}
|
|
|
|
// not found
|
|
return -1;
|
|
}
|
|
|
|
// binary search for encoding in IndexTypeStr array
|
|
// return -1 if not found, or index if found
|
|
unsigned int binsearch_IndexTypeStrEncoding(const struct IndexTypeStr *index, size_t size, const char *name)
|
|
{
|
|
// binary searching since the index is sorted in encoding order
|
|
size_t left, right, m;
|
|
|
|
right = size - 1;
|
|
|
|
int str_left_cmp = strcmp(name, index[0].name);
|
|
int str_right_cmp = strcmp(name, index[right].name);
|
|
if (str_left_cmp < 0 || str_right_cmp > 0)
|
|
// not found
|
|
return -1;
|
|
|
|
left = 0;
|
|
|
|
while(left <= right) {
|
|
m = (left + right) / 2;
|
|
if (strcmp(name, index[m].name) == 0) {
|
|
// LLVM actually uses lower_bound for the index table search
|
|
// Here we need to check if a previous entry is of the same encoding
|
|
// and return the first one.
|
|
while (m > 0 && (strcmp(name, index[m - 1].name) == 0))
|
|
--m;
|
|
return m;
|
|
}
|
|
|
|
if (strcmp(name, index[m].name) < 0)
|
|
right = m - 1;
|
|
else
|
|
left = m + 1;
|
|
}
|
|
|
|
// not found
|
|
return -1;
|
|
}
|