16a2cf3873
5af28808 Update Auto-Sync to Python 3.13 and tree-sitter-py 24.0 (#2705) 99f018ac Python binding: (#2742) a07baf83 Auto-Sync update Sparc LLVM-18 (#2704) 81c5c93d Enable to generate legacy MC tests for the fuzzer. (#2733) a25d4980 Add warning about naive search and replace to patch reg names. (#2728) 7ac87d17 Print immediate only memory operands for AArch64. (#2732) c34034c8 Add x30 implicit read to the RET alias. (#2739) 95a4ca3e Update source list before installing valgrind. (#2730) 6909724e Make assertion hit warnings optional in release builds. (#2729) fe6bdc6e Make SStream respect the CS_OPT_UNSIGNED flag. (#2723) 21ce3624 Use cs_ac_type for operand access mode in all arches and use cs_xtensa_op_type for Xtensa operand type (#2721) df26583f clang-format: change license to BSD-3-Clause (#2724) 280b749e Remove unused files. (#2709) 87908ece Add flag for the SoftFail case of the LLVM disassembler. (#2707) efc0ba44 Fix missing operand for smstart, due to space replaced by tab (#2720) 2ae64133 Fix missing sp register read in ret instruction (#2719) 8df252a6 Fix arm pop reg access (#2718) 14612272 ARM: fix typo, cspr -> cpsr (#2716) f2f0a3c3 Fix LoongArch ld/st instructions register info (#2701) 829be2bf LoongArch: Compute absolute address for address operand (#2699) 42fbce6c Add jump group for generic jirl (#2698) fc525c73 Apple AArch64 proprietary (#2692) 895f2f2e Build PDB for debugging on Windows (#2685) 5c3aef03 Version: Update to v6.0.0-alpha4 (#2682) 106f7d3b Update read/written registers for x87 comparison instructions (#2680) ebe3ef2a Add workflow for building on Windows (#2675) 72f7d305 Revert "Add a script to compare the inc file content with the latest generate…" (#2678) 5b5c5ed8 Fix nanomips decoding of jalrc (#2672) ae03cca4 Mips32r6_64r632 is for both mips32r6 and mips64r6 (#2673) 21178aea Add a script to compare the inc file content with the latest generated ones. (#2667) 81a6ba03 MIPS: Fix MIPS16 decoding, wrong flags and ghost registers (#2665) 98a393e3 Stringify BH fields when printing ppc details (#2663) 2607d0f3 Remove undefined constants in riscv_const.py (#2660) (#2661) 5058c634 Decode BH field in print_insn_detail_ppc (#2662) 6461ed08 Add Call group to svc, smc and hvc. (#2651) e2f1dc8d Tms32c64x Little Endian (#2648) 5464c91d Fix build for compilers requiring explicit static for inline functions.. (#2645) bb2f6579 Enhance shift value and types of shift instructions. (#2638) cd282ef5 Update operand type enums of all arch modules to the one in `capstone.h` (#2633) dc0c0909 cmake: Fix building capstone as sub-project (#2629) cd8dd20c - Added missing files for sdist archive (#2624) 9affd99b Give the user some guidance where to add missing enumeration values. (#2639) 1bea3fab Add checks for MIPS details on cstest_py (#2640) ace8056c Add aliases mapping for MIPS & test for id, alias_id (#2635) 1abe1868 Build Tarball before DEB/RPM package. (#2627) 0a012190 Switch to ubuntu-24.04-arm runner image (#2625) 4e0b8c48 Fix wrong version requirement of tricore instructions: (#2620) 8ac2843b chore(version): Update Version to 6.0.0-Alpha3 (#2616) d7ef910b Rebased #2570 (#2614) c831cd5e Fix SystemZ macro in Makefile (#2603) 30601176 Apply new EVM opcode updates (#2602) 3c4d7fc8 Add tricore tc1.8 instructions (#2595) 5f290cad Create debian and rpm package on releases (#2590) 0f09210a delete travis (#2600) 5c5f756f Downgrade labeler to v4 due to https://github.com/actions/labeler/issues/710. (#2598) git-subtree-dir: external/capstone git-subtree-split: 5af288083e9f03e32723f9708c305692f866b666
163 lines
3.1 KiB
Python
163 lines
3.1 KiB
Python
from . import CS_OP_INVALID, CS_OP_REG, CS_OP_IMM, CS_OP_FP, CS_OP_PRED, CS_OP_SPECIAL, CS_OP_MEM, CS_OP_MEM_REG, CS_OP_MEM_IMM, UINT16_MAX, UINT8_MAX
|
|
# For Capstone Engine. AUTO-GENERATED FILE, DO NOT EDIT [bpf_const.py]
|
|
BPF_OP_INVALID = CS_OP_INVALID
|
|
BPF_OP_REG = CS_OP_REG
|
|
BPF_OP_IMM = CS_OP_IMM
|
|
BPF_OP_OFF = CS_OP_SPECIAL+0
|
|
BPF_OP_MSH = CS_OP_SPECIAL+1
|
|
BPF_OP_EXT = CS_OP_SPECIAL+2
|
|
BPF_OP_MMEM = CS_OP_MEM|(CS_OP_SPECIAL+3)
|
|
BPF_OP_MEM = CS_OP_MEM
|
|
|
|
BPF_REG_INVALID = 0
|
|
BPF_REG_A = 1
|
|
BPF_REG_X = 2
|
|
BPF_REG_R0 = 3
|
|
BPF_REG_R1 = 4
|
|
BPF_REG_R2 = 5
|
|
BPF_REG_R3 = 6
|
|
BPF_REG_R4 = 7
|
|
BPF_REG_R5 = 8
|
|
BPF_REG_R6 = 9
|
|
BPF_REG_R7 = 10
|
|
BPF_REG_R8 = 11
|
|
BPF_REG_R9 = 12
|
|
BPF_REG_R10 = 13
|
|
BPF_REG_ENDING = 14
|
|
|
|
BPF_EXT_INVALID = 0
|
|
BPF_EXT_LEN = 1
|
|
|
|
BPF_INS_INVALID = 0
|
|
BPF_INS_ADD = 1
|
|
BPF_INS_SUB = 2
|
|
BPF_INS_MUL = 3
|
|
BPF_INS_DIV = 4
|
|
BPF_INS_SDIV = 5
|
|
BPF_INS_OR = 6
|
|
BPF_INS_AND = 7
|
|
BPF_INS_LSH = 8
|
|
BPF_INS_RSH = 9
|
|
BPF_INS_NEG = 10
|
|
BPF_INS_MOD = 11
|
|
BPF_INS_SMOD = 12
|
|
BPF_INS_XOR = 13
|
|
BPF_INS_MOV = 14
|
|
BPF_INS_MOVSB = 15
|
|
BPF_INS_MOVSH = 16
|
|
BPF_INS_ARSH = 17
|
|
BPF_INS_ADD64 = 18
|
|
BPF_INS_SUB64 = 19
|
|
BPF_INS_MUL64 = 20
|
|
BPF_INS_DIV64 = 21
|
|
BPF_INS_SDIV64 = 22
|
|
BPF_INS_OR64 = 23
|
|
BPF_INS_AND64 = 24
|
|
BPF_INS_LSH64 = 25
|
|
BPF_INS_RSH64 = 26
|
|
BPF_INS_NEG64 = 27
|
|
BPF_INS_MOD64 = 28
|
|
BPF_INS_SMOD64 = 29
|
|
BPF_INS_XOR64 = 30
|
|
BPF_INS_MOV64 = 31
|
|
BPF_INS_MOVSB64 = 32
|
|
BPF_INS_MOVSH64 = 33
|
|
BPF_INS_MOVSW64 = 34
|
|
BPF_INS_ARSH64 = 35
|
|
BPF_INS_LE16 = 36
|
|
BPF_INS_LE32 = 37
|
|
BPF_INS_LE64 = 38
|
|
BPF_INS_BE16 = 39
|
|
BPF_INS_BE32 = 40
|
|
BPF_INS_BE64 = 41
|
|
BPF_INS_BSWAP16 = 42
|
|
BPF_INS_BSWAP32 = 43
|
|
BPF_INS_BSWAP64 = 44
|
|
BPF_INS_LDW = 45
|
|
BPF_INS_LDH = 46
|
|
BPF_INS_LDB = 47
|
|
BPF_INS_LDDW = 48
|
|
BPF_INS_LDXW = 49
|
|
BPF_INS_LDXH = 50
|
|
BPF_INS_LDXB = 51
|
|
BPF_INS_LDXDW = 52
|
|
BPF_INS_LDABSW = 53
|
|
BPF_INS_LDABSH = 54
|
|
BPF_INS_LDABSB = 55
|
|
BPF_INS_LDINDW = 56
|
|
BPF_INS_LDINDH = 57
|
|
BPF_INS_LDINDB = 58
|
|
BPF_INS_STW = 59
|
|
BPF_INS_STH = 60
|
|
BPF_INS_STB = 61
|
|
BPF_INS_STDW = 62
|
|
BPF_INS_STXW = 63
|
|
BPF_INS_STXH = 64
|
|
BPF_INS_STXB = 65
|
|
BPF_INS_STXDW = 66
|
|
BPF_INS_XADDW = 67
|
|
BPF_INS_XADDDW = 68
|
|
BPF_INS_JA = 69
|
|
BPF_INS_JEQ = 70
|
|
BPF_INS_JGT = 71
|
|
BPF_INS_JGE = 72
|
|
BPF_INS_JSET = 73
|
|
BPF_INS_JNE = 74
|
|
BPF_INS_JSGT = 75
|
|
BPF_INS_JSGE = 76
|
|
BPF_INS_CALL = 77
|
|
BPF_INS_CALLX = 78
|
|
BPF_INS_EXIT = 79
|
|
BPF_INS_JLT = 80
|
|
BPF_INS_JLE = 81
|
|
BPF_INS_JSLT = 82
|
|
BPF_INS_JSLE = 83
|
|
BPF_INS_JAL = 84
|
|
BPF_INS_JEQ32 = 85
|
|
BPF_INS_JGT32 = 86
|
|
BPF_INS_JGE32 = 87
|
|
BPF_INS_JSET32 = 88
|
|
BPF_INS_JNE32 = 89
|
|
BPF_INS_JSGT32 = 90
|
|
BPF_INS_JSGE32 = 91
|
|
BPF_INS_JLT32 = 92
|
|
BPF_INS_JLE32 = 93
|
|
BPF_INS_JSLT32 = 94
|
|
BPF_INS_JSLE32 = 95
|
|
BPF_INS_RET = 96
|
|
BPF_INS_AADD = 97
|
|
BPF_INS_AOR = 98
|
|
BPF_INS_AAND = 99
|
|
BPF_INS_AXOR = 100
|
|
BPF_INS_AFADD = 101
|
|
BPF_INS_AFOR = 102
|
|
BPF_INS_AFAND = 103
|
|
BPF_INS_AFXOR = 104
|
|
BPF_INS_AXCHG64 = 105
|
|
BPF_INS_ACMPXCHG64 = 106
|
|
BPF_INS_AADD64 = 107
|
|
BPF_INS_AOR64 = 108
|
|
BPF_INS_AAND64 = 109
|
|
BPF_INS_AXOR64 = 110
|
|
BPF_INS_AFADD64 = 111
|
|
BPF_INS_AFOR64 = 112
|
|
BPF_INS_AFAND64 = 113
|
|
BPF_INS_AFXOR64 = 114
|
|
BPF_INS_TAX = 115
|
|
BPF_INS_TXA = 116
|
|
BPF_INS_ENDING = 117
|
|
BPF_INS_LD = BPF_INS_LDW
|
|
BPF_INS_LDX = BPF_INS_LDXW
|
|
BPF_INS_ST = BPF_INS_STW
|
|
BPF_INS_STX = BPF_INS_STXW
|
|
|
|
BPF_GRP_INVALID = 0
|
|
BPF_GRP_LOAD = 1
|
|
BPF_GRP_STORE = 2
|
|
BPF_GRP_ALU = 3
|
|
BPF_GRP_JUMP = 4
|
|
BPF_GRP_CALL = 5
|
|
BPF_GRP_RETURN = 6
|
|
BPF_GRP_MISC = 7
|
|
BPF_GRP_ENDING = 8
|