b102f1b8 Update Actions (#2593) 86293136 Fix LoongArch aliases and CS_OPT_SYNTAX_NO_DOLLAR support (#2594) 27da950c Clarify between machine used vs. Capstone module affected. (#2586) 186f7aa0 Fix linking issue on Windows. (#2587) e160cbc5 Fix complex atomic instructions handling (#2584) 9907b22d Update v6 to have Debian Packages (#2579) efbbc3bb cstest: use DOWNLOAD_EXTRACT_TIMESTAMP conditionally (#2581) be6be784 x86: update read/write registers for transfer instructions (#2578) 812e654c Update BPF arch (#2568) 2c4b05f6 Clean up the cstest documentation and build instructions. (#2580) 4dc14ba1 Fix 2572 (#2574) b25aa841 PPC regressions (#2575) 0a29bf80 Small arm64 compat header fixes (#2563) b42e0903 Make thumb, v8 and m-class positional cstool arguments. (#2557) 89aee400 Add arm64 and sysz compatibility layer to Python bindings (#2559) a4281337 Python bindings: Enable more archs + bump cibuildwheel action to the v2.22.0 (#2558) ef74d449 Arm regressions (#2556) 93a104c0 PPC LLVM 18 (#2540) e46838ed Merge branch 'v6' into next cf3600e7 Update Changelog Version to 6.0.0-Alpha2 (#2553) b295cf57 Prepare for update (#2552) fc59da4d fix xtensa DecodeMR23RegisterClass and add tests for MAC16 instru… (#2551) 7d01d7e7 Auto-Sync reproducability + ARM update (#2532) 6ad2608d Python package building rework (#2538) e3bc578d Move debian package generation to a dispatch only workflow (#2543) abbf32b4 fix coverity (#2546) 1ecfb5b0 xtensa: update to espressif/llvm-project (#2533) 379e2a41 Rename build arguments: (#2534) d7be5f9f Change CI to create Debian Package to Release (#2521) f6f96796 tricore: fixes #2474 (#2523) 09f35961 This time actually fix big endian issue. (#2530) 306d5716 Fix endianess issue during assignment. (#2528) 2cfca35e Add CC and VAS compatibility macros (#2525) 32519c01 Fix stringop-truncation warning some compilers raise. (#2522) 5026c2c4 Merge pull request #2507 from thestr4ng3r/no-varargs-aarch64 cecb5ede Fix #2509. (#2510) f97e2705 xtensa: Fix Branch Target (#2516) 1d13a12f AArch64: Replace vararg add_cs_detail by multiple concrete functions 8b618528 Update libcyaml dependency in cstest to 1.4.2 (#2508) ea081286 Tricore EA calculation (#2504) 7db9a080 Fix cstest build with Ninja (#2506) 76242699 Only trigger on released action. (#2497) 981d648b Add hard asserts to all SStream functions and memset MCInst. (#2501) d667a627 Update labeler with Xtensa and v6 files. (#2500) 52b54ee3 Fixing UB santizer, `LITBASE` and assert errors. (#2499) 97db712c Remove irrelevant changes. (#2496) 5bd05e34 Remove irrelevant changes. (#2495) 616488c7 Update changelog for V6.0.0-Alpha1 (#2493) (#2494) c5955b92 Update changelog for V6.0.0-Alpha1 (#2493) a424e709 Be ready for V6-Alpha1 (#2492) 235ba8e0 SystemZ fixes (#2488) 5dffa75b Fix LDR not assigning immediate as memory offset. (#2487) 21f7bc85 Xtensa Support (#2380) 29d87734 Several small fixups (#2489) a34901e9 Update sponsors and remove empty file. (#2485) 3120932d Fix Coverity CID 509730: overflow before widen (#2486) 1014864d Rename CS_OPT_NO_BRANCH_OFFSET and corresponding flag to better name. (#2482) 0c90fe13 Replace `assert` with `CS_ASSERT` in modules (#2478) 823bfd53 AArch64 issues (#2473) git-subtree-dir: external/capstone git-subtree-split: b102f1b89e0455c072a751d287ab64378c14205f
295 lines
9.0 KiB
C
295 lines
9.0 KiB
C
/* Capstone Disassembly Engine */
|
|
/* By Nguyen Anh Quynh <aquynh@gmail.com>, 2013-2019 */
|
|
/* Rot127 <unisono@quyllur.org>, 2022-2023 */
|
|
|
|
#ifndef CS_MAPPING_H
|
|
#define CS_MAPPING_H
|
|
|
|
#if defined(CAPSTONE_HAS_OSXKERNEL)
|
|
#include <libkern/libkern.h>
|
|
#else
|
|
#include "include/capstone/capstone.h"
|
|
#include <stddef.h>
|
|
#endif
|
|
#include "cs_priv.h"
|
|
#include <assert.h>
|
|
#include <string.h>
|
|
|
|
// map instruction to its characteristics
|
|
typedef struct insn_map {
|
|
unsigned short id; // The LLVM instruction id
|
|
unsigned short mapid; // The Capstone instruction id
|
|
#ifndef CAPSTONE_DIET
|
|
uint16_t regs_use[MAX_IMPL_R_REGS]; ///< list of implicit registers used by
|
|
///< this instruction
|
|
uint16_t regs_mod[MAX_IMPL_W_REGS]; ///< list of implicit registers modified
|
|
///< by this instruction
|
|
unsigned char groups
|
|
[MAX_NUM_GROUPS]; ///< list of group this instruction belong to
|
|
bool branch; // branch instruction?
|
|
bool indirect_branch; // indirect branch instruction?
|
|
union {
|
|
ppc_suppl_info ppc;
|
|
loongarch_suppl_info loongarch;
|
|
aarch64_suppl_info aarch64;
|
|
systemz_suppl_info systemz;
|
|
arm_suppl_info arm;
|
|
xtensa_suppl_info xtensa;
|
|
} suppl_info; // Supplementary information for each instruction.
|
|
#endif
|
|
} insn_map;
|
|
|
|
// look for @id in @m, given its size in @max. first time call will update
|
|
// @cache. return 0 if not found
|
|
unsigned short insn_find(const insn_map *m, unsigned int max, unsigned int id,
|
|
unsigned short **cache);
|
|
|
|
unsigned int find_cs_id(unsigned MC_Opcode, const insn_map *imap,
|
|
unsigned imap_size);
|
|
|
|
#define MAX_NO_DATA_TYPES 16
|
|
|
|
///< A LLVM<->CS Mapping entry of an MCOperand.
|
|
typedef struct {
|
|
uint8_t /* cs_op_type */ type; ///< Operand type (e.g.: reg, imm, mem)
|
|
uint8_t /* cs_ac_type */ access; ///< The access type (read, write)
|
|
uint8_t /* cs_data_type */
|
|
dtypes[MAX_NO_DATA_TYPES]; ///< List of op types. Terminated by
|
|
///< CS_DATA_TYPE_LAST
|
|
} mapping_op;
|
|
|
|
#define MAX_NO_INSN_MAP_OPS 16
|
|
|
|
///< MCOperands of an instruction.
|
|
typedef struct {
|
|
mapping_op
|
|
ops[MAX_NO_INSN_MAP_OPS]; ///< NULL terminated array of insn_op.
|
|
} map_insn_ops;
|
|
|
|
/// Only usable by `auto-sync` archs!
|
|
const cs_op_type mapping_get_op_type(MCInst *MI, unsigned OpNum,
|
|
const map_insn_ops *insn_ops_map,
|
|
size_t map_size);
|
|
|
|
/// Only usable by `auto-sync` archs!
|
|
const cs_ac_type mapping_get_op_access(MCInst *MI, unsigned OpNum,
|
|
const map_insn_ops *insn_ops_map,
|
|
size_t map_size);
|
|
|
|
/// Macro for easier access of operand types from the map.
|
|
/// Assumes the istruction operands map is called "insn_operands"
|
|
/// Only usable by `auto-sync` archs!
|
|
#ifndef CAPSTONE_DIET
|
|
#define map_get_op_type(MI, OpNum) \
|
|
mapping_get_op_type(MI, OpNum, (const map_insn_ops *)insn_operands, \
|
|
sizeof(insn_operands) / sizeof(insn_operands[0]))
|
|
#else
|
|
#define map_get_op_type(MI, OpNum) \
|
|
CS_OP_INVALID
|
|
#endif
|
|
|
|
/// Macro for easier access of operand access flags from the map.
|
|
/// Assumes the istruction operands map is called "insn_operands"
|
|
/// Only usable by `auto-sync` archs!
|
|
#ifndef CAPSTONE_DIET
|
|
#define map_get_op_access(MI, OpNum) \
|
|
mapping_get_op_access(MI, OpNum, (const map_insn_ops *)insn_operands, \
|
|
sizeof(insn_operands) / \
|
|
sizeof(insn_operands[0]))
|
|
#else
|
|
#define map_get_op_access(MI, OpNum) \
|
|
CS_AC_INVALID
|
|
#endif
|
|
|
|
///< Map for ids to their string
|
|
typedef struct name_map {
|
|
unsigned int id;
|
|
const char *name;
|
|
} name_map;
|
|
|
|
// map a name to its ID
|
|
// return 0 if not found
|
|
int name2id(const name_map *map, int max, const char *name);
|
|
|
|
// map ID to a name
|
|
// return NULL if not found
|
|
const char *id2name(const name_map *map, int max, const unsigned int id);
|
|
|
|
void map_add_implicit_write(MCInst *MI, uint32_t Reg);
|
|
void map_add_implicit_read(MCInst *MI, uint32_t Reg);
|
|
void map_remove_implicit_write(MCInst *MI, uint32_t Reg);
|
|
|
|
void map_implicit_reads(MCInst *MI, const insn_map *imap);
|
|
|
|
void map_implicit_writes(MCInst *MI, const insn_map *imap);
|
|
|
|
void add_group(MCInst *MI, unsigned /* arch_group */ group);
|
|
|
|
void map_groups(MCInst *MI, const insn_map *imap);
|
|
|
|
void map_cs_id(MCInst *MI, const insn_map *imap, unsigned int imap_size);
|
|
|
|
const void *map_get_suppl_info(MCInst *MI, const insn_map *imap);
|
|
|
|
#define DECL_get_detail_op(arch, ARCH) \
|
|
cs_##arch##_op *ARCH##_get_detail_op(MCInst *MI, int offset);
|
|
|
|
DECL_get_detail_op(arm, ARM);
|
|
DECL_get_detail_op(ppc, PPC);
|
|
DECL_get_detail_op(tricore, TriCore);
|
|
DECL_get_detail_op(aarch64, AArch64);
|
|
DECL_get_detail_op(alpha, Alpha);
|
|
DECL_get_detail_op(hppa, HPPA);
|
|
DECL_get_detail_op(loongarch, LoongArch);
|
|
DECL_get_detail_op(mips, Mips);
|
|
DECL_get_detail_op(riscv, RISCV);
|
|
DECL_get_detail_op(systemz, SystemZ);
|
|
DECL_get_detail_op(xtensa, Xtensa);
|
|
DECL_get_detail_op(bpf, BPF);
|
|
|
|
/// Increments the detail->arch.op_count by one.
|
|
#define DEFINE_inc_detail_op_count(arch, ARCH) \
|
|
static inline void ARCH##_inc_op_count(MCInst *MI) \
|
|
{ \
|
|
MI->flat_insn->detail->arch.op_count++; \
|
|
}
|
|
|
|
/// Decrements the detail->arch.op_count by one.
|
|
#define DEFINE_dec_detail_op_count(arch, ARCH) \
|
|
static inline void ARCH##_dec_op_count(MCInst *MI) \
|
|
{ \
|
|
MI->flat_insn->detail->arch.op_count--; \
|
|
}
|
|
|
|
DEFINE_inc_detail_op_count(arm, ARM);
|
|
DEFINE_dec_detail_op_count(arm, ARM);
|
|
DEFINE_inc_detail_op_count(ppc, PPC);
|
|
DEFINE_dec_detail_op_count(ppc, PPC);
|
|
DEFINE_inc_detail_op_count(tricore, TriCore);
|
|
DEFINE_dec_detail_op_count(tricore, TriCore);
|
|
DEFINE_inc_detail_op_count(aarch64, AArch64);
|
|
DEFINE_dec_detail_op_count(aarch64, AArch64);
|
|
DEFINE_inc_detail_op_count(alpha, Alpha);
|
|
DEFINE_dec_detail_op_count(alpha, Alpha);
|
|
DEFINE_inc_detail_op_count(hppa, HPPA);
|
|
DEFINE_dec_detail_op_count(hppa, HPPA);
|
|
DEFINE_inc_detail_op_count(loongarch, LoongArch);
|
|
DEFINE_dec_detail_op_count(loongarch, LoongArch);
|
|
DEFINE_inc_detail_op_count(mips, Mips);
|
|
DEFINE_dec_detail_op_count(mips, Mips);
|
|
DEFINE_inc_detail_op_count(riscv, RISCV);
|
|
DEFINE_dec_detail_op_count(riscv, RISCV);
|
|
DEFINE_inc_detail_op_count(systemz, SystemZ);
|
|
DEFINE_dec_detail_op_count(systemz, SystemZ);
|
|
DEFINE_inc_detail_op_count(xtensa, Xtensa);
|
|
DEFINE_dec_detail_op_count(xtensa, Xtensa);
|
|
DEFINE_inc_detail_op_count(bpf, BPF);
|
|
DEFINE_dec_detail_op_count(bpf, BPF);
|
|
|
|
/// Returns true if a memory operand is currently edited.
|
|
static inline bool doing_mem(const MCInst *MI)
|
|
{
|
|
return MI->csh->doing_mem;
|
|
}
|
|
|
|
/// Sets the doing_mem flag to @status.
|
|
static inline void set_doing_mem(const MCInst *MI, bool status)
|
|
{
|
|
MI->csh->doing_mem = status;
|
|
}
|
|
|
|
/// Returns detail->arch
|
|
#define DEFINE_get_arch_detail(arch, ARCH) \
|
|
static inline cs_##arch *ARCH##_get_detail(const MCInst *MI) \
|
|
{ \
|
|
assert(MI && MI->flat_insn && MI->flat_insn->detail); \
|
|
return &MI->flat_insn->detail->arch; \
|
|
}
|
|
|
|
DEFINE_get_arch_detail(arm, ARM);
|
|
DEFINE_get_arch_detail(ppc, PPC);
|
|
DEFINE_get_arch_detail(tricore, TriCore);
|
|
DEFINE_get_arch_detail(aarch64, AArch64);
|
|
DEFINE_get_arch_detail(alpha, Alpha);
|
|
DEFINE_get_arch_detail(hppa, HPPA);
|
|
DEFINE_get_arch_detail(loongarch, LoongArch);
|
|
DEFINE_get_arch_detail(mips, Mips);
|
|
DEFINE_get_arch_detail(riscv, RISCV);
|
|
DEFINE_get_arch_detail(systemz, SystemZ);
|
|
DEFINE_get_arch_detail(xtensa, Xtensa);
|
|
DEFINE_get_arch_detail(bpf, BPF);
|
|
|
|
#define DEFINE_check_safe_inc(Arch, ARCH) \
|
|
static inline void Arch##_check_safe_inc(const MCInst *MI) { \
|
|
assert(Arch##_get_detail(MI)->op_count + 1 < NUM_##ARCH##_OPS); \
|
|
}
|
|
|
|
DEFINE_check_safe_inc(ARM, ARM);
|
|
DEFINE_check_safe_inc(PPC, PPC);
|
|
DEFINE_check_safe_inc(TriCore, TRICORE);
|
|
DEFINE_check_safe_inc(AArch64, AARCH64);
|
|
DEFINE_check_safe_inc(Alpha, ALPHA);
|
|
DEFINE_check_safe_inc(HPPA, HPPA);
|
|
DEFINE_check_safe_inc(LoongArch, LOONGARCH);
|
|
DEFINE_check_safe_inc(RISCV, RISCV);
|
|
DEFINE_check_safe_inc(SystemZ, SYSTEMZ);
|
|
DEFINE_check_safe_inc(Mips, MIPS);
|
|
DEFINE_check_safe_inc(BPF, BPF);
|
|
|
|
static inline bool detail_is_set(const MCInst *MI)
|
|
{
|
|
assert(MI && MI->flat_insn);
|
|
return MI->flat_insn->detail != NULL && MI->csh->detail_opt & CS_OPT_ON;
|
|
}
|
|
|
|
static inline cs_detail *get_detail(const MCInst *MI)
|
|
{
|
|
assert(MI && MI->flat_insn);
|
|
return MI->flat_insn->detail;
|
|
}
|
|
|
|
/// Returns if the given instruction is an alias instruction.
|
|
#define RETURN_IF_INSN_IS_ALIAS(MI) \
|
|
do { \
|
|
if (MI->isAliasInstr) \
|
|
return; \
|
|
} while(0)
|
|
|
|
void map_set_fill_detail_ops(MCInst *MI, bool Val);
|
|
|
|
static inline bool map_fill_detail_ops(MCInst *MI) {
|
|
assert(MI);
|
|
return MI->fillDetailOps;
|
|
}
|
|
|
|
void map_set_is_alias_insn(MCInst *MI, bool Val, uint64_t Alias);
|
|
|
|
bool map_use_alias_details(const MCInst *MI);
|
|
|
|
void map_set_alias_id(MCInst *MI, const SStream *O, const name_map *alias_mnem_id_map, int map_size);
|
|
|
|
/// Mapping from Capstone enumeration identifiers and their values.
|
|
///
|
|
/// This map MUST BE sorted to allow binary searches.
|
|
/// Please always ensure the map is sorted after you added a value.
|
|
///
|
|
/// You can sort the map with Python.
|
|
/// Copy the map into a file and run:
|
|
///
|
|
/// ```python
|
|
/// with open("/tmp/file_with_map_entries") as f:
|
|
/// text = f.readlines()
|
|
///
|
|
/// text.sort()
|
|
/// print(''.join(text))
|
|
/// ```
|
|
typedef struct {
|
|
const char *str; ///< The name of the enumeration identifier
|
|
uint64_t val; ///< The value of the identifier
|
|
} cs_enum_id_map;
|
|
|
|
uint64_t enum_map_bin_search(const cs_enum_id_map *map, size_t map_len,
|
|
const char *id, bool *found);
|
|
|
|
#endif // CS_MAPPING_H
|